

Total number of printed pages: 03 B. Tech (UG)/4<sup>th</sup> Sem /UIE403

2023

## DIGITAL ELECTRONICS

Full Marks: 100


Time: Three hours

*The figures in the margin indicate full marks for the questions.*


*Answer any five questions.*

1. a) i) Hexadecimal Number that comes before A000 (H) and after A9FF (H) are- 10 x 2=20
- ii) Addition of 1's complement of an 8-bit number Y to another number (00001001), results in a 9-bit number (100000011). Find Y.
- iii) The output of a 4-input gate is LOW when the number of inputs that are HIGH is even. The gate is-
- iv)  $(\quad)_7 = (18)_{10} = (\quad)_6$
- v) Minimum number of half adders required to add two 8-bit data is-
- vi) If the number of input lines in a Multiplexer is N, then the minimum number of select lines required is-
- vii) In a five variable K-Map, a group having eight elements/squares will result in a term having \_\_\_ variables.
- viii) In a 3-bit asynchronous counter with outputs Q2, Q1, Q0, the output Q1 is connected via a NOT gate to the Clear inputs of all the flip-flops. How many stable states will the counter have?
- ix) For an active HIGH edge triggered J-K flip-flop, the inputs J and K are permanently tied to logic '1'. What will be the output of the flip-flop in the third clock pulse if the present output is LOW?
- x) It is required to design a Counter capable of counting up to 2000 items. How many flip-flops will be required?

2. a) Find the output expression for D and derive the truth table and minimize the expression if possible. 5



- b) Minimize the Boolean function-  $(A \cdot B + A \cdot \bar{B})(\bar{A} + A \cdot B \cdot C + \bar{B} \cdot C)$  2
- c) Implement Ex-OR and EX-NOR gates by using only NOR gates. 2+2 = 4
- d) Minimize using K-Map technique- 4+5 = 9
- i)  $F(A,B,C,D) = \sum m(0,1,4,5,7,8,12,13) + \sum d(3,10,15)$
- ii)  $F(A,B,C,D,E) = \sum m(1,6,7,8,9,15,16,19,29,30,31) + \sum d(0,1,5,20,28)$
3. a) Explain the working of a full-adder circuit with proper diagram and truth table. 5
- b) Explain the working of a 1-bit Magnitude Comparator circuit with the help of its truth table and logic diagram. 5
- c) Implement the Boolean function  $Y(A,B,C) = \sum m(1,2,5,6)$  with a 4:1 MUX and few additional gates. 6
- d) Find out the expression for Y- 4




4. a) Implement a Full-subtractor with a 3-to-8 line Decoder and few additional gates. 5
- b) Explain the working of an Active-LOW S-R latch. 5
- c) Differentiate between Level triggered flip-flops and Edge triggered flip-flops. 2
- d) A smart room has two fans- one exhaust fan (E) and one intake fan (I) 8

which are controlled depending on the inputs that that its circuit gets from four sensors namely, Temperature sensor (T), Humidity sensor (H), Pressure sensor (P) and CO<sub>2</sub> sensor. The fans are controlled based on the following conditions-

- i) When the output of both Humidity and Pressure sensors are HIGH, turn ON exhaust fan and turn OFF intake fan.
- ii) When the output of both Pressure and Temperature sensors is HIGH, turn ON exhaust fan and turn OFF intake fan.
- iii) When the output of Pressure sensor is LOW, turn OFF exhaust fan and turn ON intake fan.
- iv) When the output of CO<sub>2</sub> sensor is HIGH, turn ON both fans.
- v) For any unspecified condition that may arise, turn ON both fans.

Find out the truth table and implement the logic circuit with as minimum number of gates as possible.

5.
  - a) Implement a D-flip-flop using a J-K flip-flop. 6
  - b) Design a modulo-5 asynchronous DOWN counter. 6
  - c) Design a synchronous counter that has the following sequence-  
000->010->101->110->100->111->000 8
6.
  - a) Explain the working of a 4-bit storage Register. 6
  - b) For the J-K flip-flop shown in the diagram below, find out the Characteristic Table and Transition Table in terms of the input variables A and B. 6



- c) Implement a 3-bit binary to gray converter circuit with the help of a suitable PLA. 8