Total number of printed pages: 2

2

14

BTech(UG)/6/UECE601

2024

VLSI DESIGN

Full Marks : 100

Time : Three hours

The figures in the margin indicate full marks for the questions.

Answer any five questions.

1.	a)	Derive the expression for drain current in a PMOS transistor. Explain how channel length modulation affects its I-V characteristic.	6
	b)	Draw and explain the energy band diagram of a MOS structure when its flat band voltage is negative.	6
	c)	Find the expression for surface potential and oxide potential in MOS structure and using them evaluate the threshold voltage of MOSFET when body bias is zero.	8
2	a)	Draw and discuss the voltage and current transfer characteristics of a CMOS inverter. Explain how noise margin is determined from it.	5
	b)	Derive the expression for trip-in (mid-point) voltage of a CMOS inverter. What is the effect of increasing $\mu_n C_{ox}(\frac{W}{L})_n$ with respect to $\mu_p C_{ox}(\frac{W}{L})_p$ on the value of trip-in voltage?	5
	c)	Explain how load capacitance influence the rise and fall time of a CMOS inverter output?	5
	d)	Derive the expression for short circuit power dissipation in a CMOS inverter.	5
3	a)	What are the different parasitic capacitors in a MOSFET operating in saturation region? Give expressions for each. Explain why the output of a CMOS inverter goes negative before charging to VDD.	8+2
	b)	Design a CMOS circuit to implement the logic function, $Y = \overline{A(B + C) + DE}$ and estimate the propagation delay of this circuit. Draw the layout for this circuit clearly indicating the color and width of different regions.	10
4	a)	Design a Moore FSM which can detect the sequence '1010' including overlapping cases. Write a Verilog program to describe the same.	5+5
	b)	What is algorithmic state machine (ASM)? Taking the example of an Add-Shift multiplier, explain how an ASM chart is utilized to implement the	2+8

RTL design.

5

a) For the RC tree network shown below, derive the expression for time constant for node-5 assuming V_{in} to be a unit step function.



b) For the combinational circuit given below the size scaling factors of the size and output gates are given. Determine the size scaling factors of inbetween gates which will minimize the path delay. Determine whether inserting additional inverters can optimize the delay further. Give reasons.





c) Compare the impact of constant field scaling with that of generalized 6 scaling.