Total number of printed pages: 2

BTech(UG)/3/UECE302

NOV 2024

DIGITAL SYSTEM DESIGN

Full Marks : 100

Time : Three hours

The figures in the margin indicate full marks for the questions.

Answer any five questions.

Central Institute Of Technology

- 1 a) Draw an RTL inverter circuit and explain its transfer characteristics. Mark the end of saturation and end of cut-off points and evaluate the maximum noise margin for both output states.
 - b) Evaluate FAN OUT of the above circuit assuming $R_B=10K$, $R_C=1K$ and $\beta=75$ 6 and noise margin=0.25V.
 - c) Draw and explain how TTL NAND2 logic circuit with tri-state output work. 6+2
 Specify the state of each transistor in the circuit for all input combinations.
 Explain how the speed of this logic circuit can be improved.
- a) Write a Verilog program to structurally describe a half adder and instantiating 6+4 it, write a Verilog program to describe a full adder. Explain how test bench helps to verify the function of a Verilog module.
 - b) Draw the state diagram of a 4-bit sequence detector which can detect the 4+6 sequence '0001.' Describe the same as a Moore machine using Verilog HDL.
- 3 a) Taking two examples each, differentiate between the postulates and theorems 4 of Boolean algebra.
 - b) What is a Variable Entrant Map (VEM)? Simplify the Boolean function 2+4 $F(a, b, c, d) = \sum m(1, 2, 5, 6, 10, 11, 12, 13)$ using this method.
 - c) Design and implement a 4x2 priority encoder which has the following priority 5 at the input i0>i1>i2>i3 and can distinguish all-zero input case.
 - d) Design a 1-bit comparator using basic logic gates. Using two such 1-bit 2+3 comparators, design a 2-bit comparator.

- 4 a) Draw and explain the block diagram of an array multiplier which can multiply 4+2 two 3-bit numbers. Clearly show how many numbers of half adders and full adders are required for this.
 - b) Implement $F(w, x, y, z) = \sum m(0, 1, 2, 4, 5, 6, 8, 9, 12, 13, 14)$ using only 2x1 6 multiplexers.
 - c) What are PLDs? Implement $f_1(A, B, C) = \sum m(3,5,7)$ and $f_2(A, B, C) = 2+6$ $\sum m(4,5,7)$ using three different types of PLDs.
- 5 a) Discuss any two ways of designing a positive edge-triggered D-flipflop. 8 Describe their working with the help of neat timing diagrams.
 - b) What do you understand by the excitation table of a flipflop? Show the design 2+4 procedure required to convert a D flipflop into a JK flipflop.
 - c) Design a 4-bit universal register using flip-flops and multiplexers. Explain its 6 operation in various modes detailing the circuit functionality.
- 6 a) What are the different types of finite state machine (FSM). Design a 3-bit 6 synchronous down counter using T-flipflops.
 - b) Draw and explain the working of a 3-bit ripple counter with the help of a 4+2 timing diagram. Discuss what determines its maximum clock frequency.

8

c) Using a neat block diagram, explain the basic architecture of an FPGA.

