Total number of printed pages-6

53 (EC 401) DGEL

ALLIBR

OF TEC

2021

DIGITAL ELECTRONICS

Paper : EC 401

Full Marks : 100

Time : Three hours

The figures in the margin indicate full marks for the questions.

Answer any five questions.

- 1. (a) Explain the working of a standard TTL NAND with the help of circuit diagram.
 - 6

6

- (b) For any logic family, describe the following terms briefly — Propagation delay, Fan-out and Noise margin.
- (c) Mention some advantages of a TTL circuit with open-collector. 3
- (d) Implement a two-input EX-OR in CMOS. 5

Contd.



(*ii*) $Y = A \cdot B + \overline{A} \cdot \overline{B}$ (*ii*) $Y = \overline{A} (\overline{A} + B)$

RALLIBRAD

2.

- (b) Minimize the following 3+5=8
- (i) $Y(A, B, C) = \Pi M(0, 1, 3, 7) \cdot \phi(5)$
- (ii) Y(A, B, C, D, E)= $\sum m(1, 2, 3, 6, 8, 10, 21, 24, 31) + \phi(5, 15)$
- (c) Perform the following operations using 2's complement arithmetic — 4
 - (i) (+40) (+25)
 - (ii) (+ 15) (- 18)
- (d) Determine the O/P expression and truth table for the logic circuit shown below— 4



3. (a) What is a full-adder? Determine its truth table and logic circuit. 4

2

53 (EC 401) DGEL/G

- (b) Explain the working of a Four-Bit parallel adder-subtractor. 6
- (c) What are parity generator and parity checker circuits? Briefly explain any one type with the help of its truth table and logic circuit.
- (d) Find out the O/P expression for the following 4



53 (EC 401) DGEL/G 3 Contd.

•	(a)	Explain the working of a 3-to-8 line
		Decoder with the help of its truth table
		and logic circuit. 5
ty.	(b)	Differentiate between Level-triggered
		and Edge-triggered flip-flops. 2

Explain the working of an active HIGH (c) S-R latch. 5

For the arrangement shown below, find (e) out the characteristic equation for the RAL LIBRAC. output in terms of the inputs A, B and





Design a modulo-6 ripple counter that 5. (a)skips the states 110 and 111. 6

53 (EC 401) DGEL/G

Implement a D-flip-flop with the help (d)of a J-K flip-flop. 5

(b) Design a counter using J-K flip-flops based on the state transition diagram shown below — 8



- (c) Draw the timing waveforms for a Fourbit Serial-in-Serial-out shift register if the input data is (1010).
- (a) Briefly explain the different types of memory devices. 4
 - (b) Explain how a binary '1' is written into a dynamic RAM cell with the help of its circuit diagram.

53 (EC 401) DGEL/G

6.

Contd.



(ii) $X(A, B, C) = \sum m(1, 2, 6)$ (iii) $Y(A, B, C, D) = \sum m(1, 4, 6, 9)$

(iv)
$$Z(A, B, C, D) = \sum m(2, 4, 8, 12)$$

Draw the timing waveforms

6

53 (EC 401) DGEL/G

RALLIBRAR

UTE OF TECH

100