END SEMESTER EXAMINATION - 2019

Semester: 6th/

Subject Code: Co-604

PARALLEL PROCESSING

Full Marks - 70 CENTRAL INSTITUTE

Time - Three hours

The figures in the margin indicate full marks for the questions.

Instructions:

- 1. Questions on PART-A are compulsory.
- 2. Answer any five questions from PART-B.

PART – A Marks – 25

Choose the correct answer:

1×10=10

- 1. IC (Integrated Circuit) was first introduced in
 - (a) First generation of computer
 - (b) Second generation of computer
 - (c) Third generation of computer
 - (d) Fourth generation of computer

[Turn over

- Speed up in a computer is required because of
- (a) Low price of computers
- (b) Complex computation
- (c) Solving simple mathematical problems
- (d) None of the above
- <u>ښ</u> An array computer has an
- (a) Array of Hard Disks
- (b) Array of RAMs
- (c) Array of PEs
- (d) Array of I/O devices

CENTRAL LIBRARY

- 4. DMA is the abbreviation of
- (a) Digital Memory Analysis
- (b) Digital Memory Access
- (c) Direct Memory Access
- (d) Direct Memory Analysis
- 5. Cache memory works based on the principle of
- (a) Locality of reference
- (b) Locality of interference
- (c) Propositional logic
- (d) Scanning based approach

52/Co-604/PP

- Paging is used to convert
- (a) Page address to segment address
- (b) Segment address to page address
- (c) Physical address to logical address (d) Logical address to physical address
- Write through protocol is related with
- (a) Cache mapping (b) Page replacement
- (c) Disk scheduling (d) Cache coherence
- increasing the number of processors? to design a floating point multiplier without Which pipelining technique can effectively be used
- (a) Arithmetic
- (b) Functional
- (c) Processor
- (d) None of the above
- AL INSTITU 9. Consider the two following instructions

$$X = 20$$

$$Y = X+3$$

stage pipeline processor what type of hazard will occur ? If both these instructions are executed in a four

- (a) Data hazard
- (b) Functional hazard
- (c) Instruction hazard
- (d) None of the above
- 52/Co-604/PP
- 3

Turn over

52/Co-604/PP (4) 50(W) 52/Co-604/PP	 (d) Parallelism can exist in a SISD processor. (e) There is a requirement of clock for the design of any pipeline processor. (b) "Numb determ the standard of the stand	(c) Page table contains the mapping of logical address to physical address. 15. (a) Compar	(b) LRU is a cache mapping technique. (c) MIMD	(a) Pipelining can be used in floating point (a) SIMD and	12. Write true or false: $1 \times 5 = 5$	(e) Hit ratio of cache memory =	(d) Al is developed in generation.	(c) Cache memory is a type of memory.	(b) TLB stands for	(a) IBM stands for (d) Read after Write	11. Fill in the blanks: 1×5=5 (c) Cache Memory	(c) MISD (d) MIMD (b) SISD, SIMD, MISD, MIMD	(a) SISD (b) SIMD (a) Batch Proce	one is most powerful?
4/PP	"Number of st determining fact the statement.	Compare between	MIMD Processors.	SIMD and	i suitable diagrai	Mark	PAI	sky's conjecture	discuss the folia	after Write	ne Memory	o, simd, d, mimd	Batch Processing	ırını – A
(5) [Turn over	(b) "Number of stages in pipelining is a determining factor for speedup". — Justify the statement. 5+4=9	15. (a) Compare between parallelism and pipelining.	rs. 3+3+3=9		ms discuss about	S - 45	RI-U	(v) Hazards	parallel computers	(iv) Speed up in	(iii) Operating System	(ii) Hardwire	(i) Flynn's classification	Column – B

- 16. (a) What is the necessity of cache memory in a computer?
 - (b) Consider a direct cache mapping technique. The word size in cache and main memory is 32. If the cache contains 128 blocks and main memory contains 4096 blocks then compute the different parts of the address generated by the processor. 5+4=9
- 17. With suitable diagram discuss the following networks: 3+3+3=9
 - (a) Shuffle exchange
 - (b) Butterfly
 - (c) Cube
- 18. With examples discuss the different hazards of pipelining.
- 19. With an example discuss about the memory interleaving technique.



52/Co-604/PP

(6)

50(W)