Total No. of printed pages = 6

END SEMESTER/RETEST EXAMINATION 2019

Semester: 3rd (New)

Subject Code: CO-303

COMPUTER ARCHITECTURE AND ORGANIZATION

Full Marks - 70

Time - Three hours

The figures in the margin indicate full marks for the questions.

Instructions:

- 1. Questions on PART-A are compulsory.
- 2. Answer any five questions from PART-B.

PART – A

Marks – 25

1 Fill in the blanks:

1×10=10

(a) The number of AND gates required to realize Y = CD + EF + GC is ____.

[Turn over

(c) The memory which has the lowest access time in memory hierarchy is the registers.	(b) An encoder is called as multiplexer.	(a) In D flip-flop, D stands for Delay.	Write true or false: 1×10=10	(j) The process where in the processor constantly checks the status flags is called as	(i) DMA stands for	(h) The most efficient method followed by computers to multiply two signed numbers is by using Algorithm.	(g) The two major types of control organization are hardwired control unit and control unit.	(f) PROM stands for	(e) is generally used to increase the apparent size of physical memory.	(d) The term used to define all input and output devices in a computer system is	(c) 4 to 1 MUX would have output.	(b) The NOR gate output will be high if the two inputs are
						N						

- The usual BUS structure used to connect the I/O devices is Star Bus structure.
- The registers used to store the flags are called as Status registers.
- the memory share the same address space. In memory-mapped I/O, the I/O devices and
- To reduce the memory access time we generally make use of Secondary memory.
- Light pen is an example of software
- as Hardware Interrupt. Interrupts initiated by an instruction is called
- 1 Kilobyte is equal to 1024 MB.
- noose the correct answer:

1×5=5

- Which memory device is generally made of semi-conductors?
- (i) RAM
- (ii) Hard disk
- (iii) Floppy disk (iv) C D
- A universal logic gate is (i) AND
- (ii) XOR
- (iii) NAND
- (iv) OR

-303/CA&O(N)

19/CO-303/CA&O(N) (2)

[Turn over

19/CO-303/CA&O(N) (4)— 600(W)	(i) AND (ii) NAND 3	truth t	PART – B	mulator	intermediate results. (i) Heap (ii) Register	(iii) Definite (iv) Relative Registers	(i) Direct (ii) Immediate	(d) The addressing mode, where you directly specify the operand value is	(iii) Commands	(ii) Operators	(i) OP Code	(c) The instructions like MOV or ADD are called as
(c) Write briefly about Hardwired control unit. 3 19/CO-303/CA&O(N) (5) [Turn over	(b) Write briefly about stack organization. 3	7. (a) What do you mean by instruction format?	(c) Write briefly about one byte instructions.2	(b) What are immediate and direct addressing mode?	6. (a) What are computer registers? Name them and write their purposes.	Find the 2's complement form of the number 1000 1111.	representation by computer system.	5. (a) Draw the logic diagram of D flipflop and explain with the help of truth table. 4	(ii) $XY + YZ + ZX$	(i) $(AB + BC)Y + XYB$	(c) Draw the Logic circuit of the following:	(b) Write briefly about Von-Neumann architecture.

8. (a) Differentiate between EPROM and PROM. (b) Why cache memory is used? Explain briefly about Memory Hierarchy. (a) Write briefly about synchronous and asynchronous data transfer. (b) Write brief note on any two output devices. 10. Explain Booth's algorithm to multiply two numbers in 2's complement form. Use Booth's algorithm to multiply -10 decimal with -12 decimal. 11. Explain briefly the DMA transfer scheme. How does DMA controller works? 12. Explain briefly the working principle of (a) Virtual memory (b) Associative memory. (c) Cache memory. 9 19/CO-303/CA&O(N) (6)