END SEMESTER EXAMINATION, NOVEMBER-2018

Semester: 3rd (New Syllabus)

Subject Code: CO-303

COMPUTER ARCHITECTURE AND ORGANIZATION

Full Marks-70

Time - Three hours

The figures in the margin indicate full marks for the questions.

Instructions :

- All the questions of PART-A are compulsory.
- Answer any five questions from PART-B.

PART - A

Marks - 25

1. Fill in the blanks:

1×10=10

- (a) 0 1 MUX(Multiplexer) would have output.
- The similar to characteristic of J-K flip-flop is

Turn over

0/CO-303	(6)		(a) I	Write		(i) T	= ((i) T	15	(h) T		(g) T	(f) E	(e) T	(d) Ti	(c) -	
0/CO-303/CA&O(N) (2)	An encoder is called as multiplexer.	multiple outputs	Demultiplexer converts single input into	Write true or false: 1×10=10	constantly checks the status flags is called as ———.	The process where in the processor	is —	The term used to define all input and	is by using —— algorithm.	The most efficient method followed by computers to multiply two signed numbers		The two major types of control organization are hardwired control and ———.	EEPROM stands for ———.	The last on the memory hierarchy devices	The Full form of DR is	is a universal logic gate.	
. 20	,		· ·														
)/CO-3		(a)		9	Ξ		E	6	(0)		3	(e)	(9)			(c)	
On	(i) assembly language	The first computers were programmed	Choose the correct answer: 1×5=5	In memory-mapped I/O, the I/O devices have a seperate address space.	Interpreter is an example of hardware.	memory.	Virtual memory is generally used to increase the apparent size of physical	generally make use of secondary memory.	To reduce the memory access time we	specify the operand value is Immediate Addressing.	The addressing mode, where you directly	The registers used to store the flags are called as Status registers.	the I/O devices is Star BUS structure.		numbers, as the decimal point floats	The decimal numbers represented in the	

2

20/CO-303/CA&O(N)

		9	- 9	*			ತಿ '	I			9			
(iii) SRAM's (iv) Registers	(i) Caches (ii) DRAM's	The fastest data access is provided using	(iv) Arithmetic and logic unit	(iii) Mouse	(ii) Keyboard	Central Processing Unit?	(iv) None of the mentioned above Which of the following is a part of the	(iii) RS flip flop	(ii) JK flip flop	(i) D fip flop	is used to store data in registers.	(iv) object code	(iii) source code	(ii) machine language
							-							
	5.						4.							
	(a)	- Contract		(6)		9	(a)							(e)
table. The beautiful page Od 4	Draw the logic diagram of half adder and full adder and explain with the help of truth	(ii) (X+Y)(Y+Z)(Z+X)	(i) AB +BC + ABC	Draw the logic circuit of the following:	(i) NAND (ii) NOR 3	Write truth tables for the following Logic gates:	Write briefly about Von-Neumann architecture.	Marks - 45	PART - B	(iv) Direct Memory Allocation	(iii) Direct Module Access	(ii) Direct Memory Access	(i) Distinct Memory Access	What does DMA stand for ?

20/CO-303/CA&O(N)

(4)

20/CO-303/CA&O(N)

(5)

[Turn over

- (b) What do you mean by signed number representation by computer system. 3
- (c) Find the 2's complement form of the number 10101111.
- (a) What are computer registers? Name them
 and write their purposes.
- (b) Define addressing modes. What are direct and indirect addressing?
- (c) Write briefly about memory reference instructions.
- 7. (a) What do you mean by one byte instruction and zero byte instruction?
- (b) Write briefly about stack organization. 3
- (c) Write briefly about microprogrammed control unit.
- 8. (a) Differentiate ROM and PROM.
- (b) What do you mean by Memory Hierarchy?
 Explain briefly about Cache memory.
- 9. (a) Differentiate between memory mapped I/O and isolated I/O.

- (b) Write brief note on any two input devices.
- 10. Explain Booth's algorithm to multiply two numbers in 2's complement form. Use the Booth's algorithm to multiply -15 decimal with -13 decimal.
- 11. Explain briefly the DMA transfer scheme. How does DMA controller works?
- 12. Explain briefly the working principle of Virtual memory and Associative memory.