53 (EC 602) VLSI

2018

VLSI

Full Marks: 100

Time: Three hours

The figures in the margin indicate full marks for the questions.

Answer any four questions from Q. Nos. 1-5 and Q. 6 is compulsory.

@ PMOS as pass transistors. Describe the operation of nMOS and

5+5

(b) Mention the different types of parasitic different operating modes. capacitances in a MOS transistor under

CI

0 A MOSFET Explain. controlled resistor in triode can operate as a region. voltage

- (a) Implement a Full Adder using CMOS logic.
- (b) Derive the expression for the rise time of a CMOS inverter.
- (c) Describe the noise margin of an inverter and its effect on a cascaded inverting sections.
- (a) Draw the layout of a 2 input NAND gate in CMOS technology with substrate contacts and well contacts.

(b) Describe the operation of (4×4) bitNAND based ROM array with proper circuit diagram.

 (c) Write the masking steps required in an n-well CMOS technology with diagrams.
10

- 4. (a) Implement a Boolean function $f(A, B, C, D) = (A+B) \cdot (C+D)$ using CMOS logic.
- (b) Give a detailed comparison between 1-bit SRAM cell and 1-bit DRAM cell.

- (c) Implement a 4:1 MUX using nMOS transistor only.
- (d) Write a short note on constant voltage scaling.
- 5. (a) Discuss the merits and demerits of a BiCMOS inverter in comparison to a CMOS inverter and hence explain the operation of a BiCMOS inverter.
- (b) Describe the 4-bit rotate left operation and draw its MOS implementation.
- (c) Describe the operation of 1-bit DRAM Cell. 5
- (a) Draw the circuit diagram of inverters in Bipolar and nMOS technology.
- (b) What do you mean by a photoresist material?
- (c) If oxide thickness decreases by 50%, what will happen to gate capacitance in saturation mode?

N

3

- (d) capacitance? fringe
- (e) MOSFET? dependent upon which parameters Delay time of an inverter (CMOS) of
- (5) Mention the types of design rules. Why design rules are necessary?
- 9 modulation? What do you mean by channel length
- (7) resistors Mention in CMOS technology. different types of integrated
- (i) Field Scaling? parameter due to the effect of Constant What happens to the intrinsic delay
- transistor? If V_{SB} increases, threshold voltage what will of an nMOS happen to