53 (CS 301) COAR

2018

COMPUTER ORGANIZATION AND ARCHITECTURE

Paper: CS 301

Full Marks: 100

Time: Three hours

The figures in the margin full marks for the questions. indicate

Answer any five questions.

- (a) signed numbers in computer? What are the possible ways to represent
- (d) complement? How can it be detected? occur while adding two numbers in 2's When does the condition of overflow
- (c) Evaluate the numbers in decimal form: following floating point
- (i) (41200000)₁₆
- (ii) (C4962800)₁₆

- (a) Divide 19 by 4 using restoring division algorithm.
- (b) Consider a processor with 64 registers and an instruction set of size 12. Each instruction has five distinct fields, namely opcode, two source registers, one destination register and a 12-bit immediate value. Each instruction must be stored in memory in a byte-aligned fashion. What is the amount of memory (in bytes) consumed by the program, if a program has 100 instructions?

1

- 3. How does the instruction pipeline work?

 What are the various situations where an instruction pipeline can deviate from its normal operation? What can be its resolutions?

 5+5+10
- 4. (a) A RAM chip has a capacity of 1024 words of 8 bits each (1K×8). What is the number of 2×4 decoder with enable line needed to construct a 16K×16 RAM from 1K×8 RAM?
- (b) A digital computer has a memory unit of 64K×16 and a cache memory of 1K words. The cache uses direct mapping with a block size of four words.

- (i) How many bits are there in the tag, index, block and word fields of the address format?
- (ii) How many bits are there in each word of cache and how are they divided into functions? Include a valid bit.
- (iii) How many blocks can the cache accommodate?

5. (a) What is the difference between isolated I/O and memory mapped I/O? What are the advantages and disadvantages of each?

- (b) How many characters per second can be transmitted over a 1200 baud line in each of the following modes? (Assume a character code of eight bits)
- (i) Synchronous serial transmission
- (ii) Asynchronous serial transmission with two stop bits
- (iii) Asynchronous serial transmission with one stop bit. 5
- (c) A CPU with a 20MHz clock is connected to a memory unit whose access time is 40ns. Formulate a read and write timing diagrams using a READ strobe and a WRITE strbe. Include the address in the timing diagram.

53 (CS 301) COAR/G

- 9 (a) input and output terminals in the RAM. Draw the the operation of the RAM chip. Explain the function table to specify block diagram and label all
- 6 main memory addresses. The main memory contains 4K blocks of 128 words each. Show the format of A set-associative cache consists of 64 lines, or slots, divided into two-line sets.
- Write short notes on:

20

- (a) Memory Hierarchy
- (b) Interrupt
- (c) BUS
- (d) RISC.

100