A PROJECT REPORT OF

FUZZY BASED ROOM AUTOMAT

A Thesis Submitted in Partial Fulfillment of the for the Degree

Οŀ BACHELOR OF TECHNOLOGY

INSTRUMENTATION ENGINEER

by

BISHWARAJ DHAR (Roll No. Gau-C. BLIIT RANJAN DAS (Roll No. Gau-C

BWHWIMA NARZARY (Roll No. Gr

Under the supervision MR. JEET DUTTA Asst. Professor

Dept. of IE, CIT, KOKRAIL

DEPARTMENT OF INSTRUMENTA

केन्द्रीय प्रौद्योगिकी संस्थ CENTRAL INSTITUTE OF TECHN

(A Centrally Funded Institute under Mi BODOLAND TERRITORIAL AREAS DISTRICT Website: www.cit.kokrajha

A PROJECT REPORT ON

FUZZY BASED ROOM AUTOMATION SYSTEM

A Thesis Submitted In Partial Fulfillment of the Requirements

for the Degree

of

BACHELOR OF TECHNOLOGY

in

INSTRUMENTATION ENGINEERING

by

BISHWARAJ DHAR (Roll No.Gau-C-11/L-211)

BIJIT RANJAN DAS (Roll No. Gau-C-11/127)

BWHWIMA NARZARY (Roll No. Gau-C-11/79)

Under the supervision of

MR. JEET DUTTA

Asst. Professor Dept. of IE, CIT, KOKRAJHAR



DEPARTMENT OF INSTRUMENTATION ENGINEERING

केन्द्रीय प्रौद्योगिकी संस्थान कोकराझार

CENTRAL INSTITUTE OF TECHNOLOGY KOKRAJHAR
(A Centrally Funded Institute under Ministry of HRD, Govt. of India)

BODOLAND TERRITORIAL AREAS DISTRICTS :: KOKRAJHAR :: ASSAM :: 783370

Website: www.cit.kokrajhar. in, www.cit.ac.in

MAY 2015



DEPARTMENT OF INSTRUMENTATION ENGINEERING

केन्द्रीय प्रौद्योगिकी संस्थान कोकराझार CENTRAL INSTITUTE OF TECHNOLOGY, KOKRAJHAR (An Autonomous Institute under MHRD) Kokrajhar — 783370, BTAD, Assam, India

CERTIFICATE OF PROJECT SUBMISSION

This is to certify that the work embodied in this project entitled "A FUZZY BASED ROOM AUTOMATION SYSTEM" submitted by Student Bishwaraj Dhar, Bijit Ranjan Das and Bwhwima Narzary to the Department of Instrumentation Engineering, is carried out under our direct supervisions and guidance.

The project work has been prepared as per the regulations of Central Institute of Technology and I strongly recommend that this project work be accepted in partial fulfillment of the requirement for the degree of B.Tech.

Project Supervisor

(Mr. JEET DUTTA)

HoD (i/c)

Department of IE, CIT Kokrajhar



DEPARTMENT OF INSTRUMENTATION ENGINEERING

केन्द्रीय प्रौद्योगिकी संस्थान कोकराझार CENTRAL INSTITUTE OF TECHNOLOGY, KOKRAJHAR (An Autonomous Institute under MHRD) Kokrajhar – 783370, BTAD, Assam, India

CERTIFICATE BY THE BOARD OF EXAMINERS

This is to certify that the project work entitled "A FUZZY BASED ROOM AUTOMATION SYSTEM" submitted by Bishwaraj Dhar, Bijit Ranjan Das and Bwhwima Narzary to the Department of Instrumentation Engineering of Central Institute of Technology, Kokrajhar has been examined and evaluated.

The project work has been prepared as per the regulations of Central Institute of Technology and qualifies to be accepted in partial fulfillment of the requirement for the degree of B. Tech.

Project Coordinator

Board of Examiners

CERTIFICATE

This is to certify that the thesis entitled, "A FUZZY BASED ROOM AUTOMATION SYSTEM" submitted by Bishwaraj Dhar, Bijit Ranjan Das and Bwhwima Narzary in partial fulfillment of the requirements for the award of Bachelor of Technology in Instrumentation Engineering during session 2011-2015 at Central Institute of Technology, Kokrajhar is an authentic work carried out by him under my supervision and guidance.

To the best of my knowledge, the matter embodied in the thesis has not been submitted to any other university/institute for the award of any degree.

Date:

Place:

Jul Dulle Mr. Jeet Dutta

Assistant Professor and HOD (i/c)

Department of Instrumentation Engineering Central Institute of Technology, Kokrajhar

DECLARATION

We hereby declare that the project work entitled "A FUZZY BASED ROOM AUTOMATION SYSTEM" is an authenticated work carried out by us under the guidance of Mr. Jeet Dutta for the partial fulfillment of the award of the Bachelor of Technology degree in Instrumentation Engineering and this work has not been submitted for similar purpose anywhere else except to department of IE, Central Institute of Technology, Kokrajhar.

Date:

Place: Kokrajhar

BISHWARAJ DHAR

University Roll:Gau-c-11/I-211

Registration No: 081769

Bijet Ramian Das

University Roll:Gau-c-11/127

Registration No: 015817

Buhwina Narzary

University Roll:Gau-c-11/79

Registration No: 014645

ABSTRACT

The present work concentrates on the optimize control of home appliances like fan, lamp, heater etc. The control is based on the room temperature and the number of persons present in a room. The room temperature is sensed by LM35 and the number of persons present is determined by a counter circuit, both interfaced with PIC microcontroller. The control logic for controlling the output based on the inputs is specified by fuzzy logic implemented in MATLAB environment. A provision for monitoring the sensor or counter inputs is done on a window created in Visual C# software. The logic is specified for each and every input being fed to the microcontroller and accordingly the user can control the output like speed of the fan, heater temperature etc. manually from another window for output control designed in visual C#.

ACKNOWLEDGEMENT

First of all, we would like to express our deep sense of respect and gratitude towards our advisor and guide Sir Jeet Dutta, who has been the guiding force behind this work. We are greatly indebted to him for his constant encouragement, invaluable advice and for propelling us further in every aspect of our academic life. We consider it our good fortune to have an opportunity to work with such a wonderful person.

We also extend our thanks to Mr Dipankar Sutradhar, Mr Dipen Deka, Mr Ganesh Roy and all the faculty members and staff of the Department of Instrumentation Engineering, Central Institute of Technology, Kokrajhar who have encouraged us for completing the project work.

Date:

Place: Kokrajhar

Rishwaraj Dhar

Roll No: Gau-C-11/L-211

Dept. of IE

CIT, Kokrajhar

Bijit Ranjan Das

Roll No: Gau-C-11/127

Dept. of IE

CIT, Kokrajhar

Buhruima Warzary

Roll No: Gau-C-11/79

Dept. of IE

CIT, Kokrajhar

CONTENTS

100

ini.

MJ.

TITLE	i
CERTIFICATE OF PROJECT SUBMISSION	ii
CERTIFICATE BY THE BOARD OF EXAMINERS	iii
CERTIFICATE BY PROJECT SUPERVISOR	iv
DECLARATION	v
ABSTRACT	vi
ACKNOWLEDGEMENT	vii
CONTENTS	viii
LIST OF FIGURES	x
CHAPTER 1.	
INTRODUCTION	1
1.1. INTRODUCTION ABOUT THE PROJECT	
1.2. OBJECTIVE OF THE PROJECT	
1.3. LITERARY REVIEW	2
1.J. LITERAKT REVIEW	
CHAPTER 2.	
BACKGROUND THEORY	3
BACKGROUND THEORY	••••
CHAPTER 3	
EXPERIMENTAL STUDY	
3.1 HARDWARE DESIGN	***************************************
3.1.1 BLOCK DIAGRAM OF THE PROJECT	
3.1.2 CIRCUIT DIAGRAM OF THE PROJECT	
3.1.3 CODE WRITTEN IN MIKROC FOR DAQ, CONTRO	
3.2 SOFTWARE DESIGN	
3.2.1 DESIGN OF WINDOWS IN VISUAL C#	8
3.2.1.1 CODE FOR CREATING DAQ WINDOW	
3.2.1.2 CODE FOR CREATING CONTROL WINDO	
2 2 2 DESIGN OF EUZZVI OGIC IN MATLAB	

THAPTER 4	
ESULTS AND DISCUSSION	16
CHAPTER 5.	
CONCLUSION AND FUTURE CONCERN	18
5.1 CONCLUSION	18
5.2 FUTURE CONCERN	18
BIBLIOGRAPHY	19
BILLOGRAFIT	

APPENDIX

H

(E)

CES ABS ACS ACS COM

EE.

DEST

CHI

CH

EXB

Data sheet of PIC18F458

LIST OF FIGURES

	TITLE PAGE NO
Figure 3.1	Block diagram of project5
Figure 3.2	Circuit diagram of project6
Figure 3.3	Operating window for monitoring process variable9
Figure 3.4	Control window for controlling the speed of fan9
Figure 3.5	Fuzzy logic editor panel in MATLAB12
Figure 3.6	Selecting the temperature value as input13
Figure 3.7	Selecting the counter values as input13
Figure 3.8	output range for controlling the speed of fan14
Figure 3.9	Rules window of fuzzy controller in MATLAB14
Figure 4.1	Data acquired from the sensor LM3516
Figure 4.2	Displaying the number of persons entered or exit
Figure 4.3	Window of output to be selected according to the input
Figure 4.4	controlling the speed of fan manually by using fuzzy logic

CHAPTER 1

INTRODUCTION

1.1 INTRODUCTION ABOUT THE PROJECT

As the world is moving towards rapid modernization in the twenty first century, the demand for electricity has become a never ending phenomena. Consequently the world is facing a severe crisis of electricity. In this context, we have planned to develop a system which can optimize the household as well as the commercial consumption of electricity. Sometimes it is seen that in living rooms as well as in offices and in commercial establishments, the wastage of energy is inevitable in conditions when all the electrical equipment's are running continuously and that too at the full speed in the absence of or presence of less numbers of persons in the room. We can optimize this usage of electricity to a great extent and help in saving power. This data acquisition and control system is based on fuzzy logic.

Fuzzy Logic Controllers are generally implemented on microprocessors and microcontrollers which offer a smooth design surface. Fuzzy logic concept comes from the establishments that the Boolean variable is not designed for the representation of the majority of the current phenomenon. While, the classic logic considers a statement as true or false, the fuzzy logic considers many cases between 0 and 1. The fuzzy logic has proved its superiority in complex systems control containing non-linearity and including human description or intuitive think.

In our project we have obtained a set of database for controlling the electrical appliances like fan based on input conditions like number of persons in the room and the room temperature. The database is prepared by implementing fuzzy logic in MATLAB software for a given set of inputs or membership functions and the relationship with the outputs. We have designed a system based on PIC microcontroller and Visual C# to interface the inputs obtained from the sensors with a serial PC, so that an operator can view the inputs in the PC screen. The inputs about the number of persons present in a room is acquired by using a LED-LDR based circuit and the temperature of the room is sensed by using a LM35 temperature sensor based circuit, both interface with PIC258. Further, a separate window is created by using Visual C#, which will enable the operator to control the appliances based on the database obtained from the fuzzy logic controller.

1.2 OBJECTIVE OF THE PROJECT

- We developed a window by visual C# software to acquire the room temperature by interfacing LM35 with PIC Microcontroller.
- Counter circuit is interfaced with a PIC Microcontroller and the number of persons entered and exit in a room is shown in the window.
- 3) We developed another window for controlling the speed of fan.
- We developed a fuzzy logic by using MATLAB software. By using those logic we control the speed of fan.
- 5) The controlling section includes DAC through which it is easier to control the home appliances by a computer window.

1.3 LITERARY REVIEW

We have reviewed from many papers about the fuzzy logic based controller. Studying those paper we came through our designing of project, we have observed that some redundancies exist in the usage of motion, force and flow sensors and that could be controlled by reducing the number of sensor nodes to minimize the electrical load and cost [1]. Based on a simple and fast learning algorithm that emulates the human learning process, the fuzzy controller self-adapts its control surface at a rate of 150 updates per second. The present implementation was based on the inexpensive and standard 8-bit microcontroller Intel 8031, which makes the self-learning fuzzy controller very cost effective [2]. With the help of fuzzy logic, manufacturers of home appliances are today embedding intelligence inside individual products. The application of fussy logic has also transformed industrial process control and enabled new product development strategies [2]. An implementation of this artificial intelligent based controller under the MATLAB/SIMULINK development environment is shown. It consists of functions that upgrade MATLAB/SIMULINK to a tool with hardware[3]

CHAPTER 2

BACKGROUND THEORY

Fuzzy logic control is a methodology bridging artificial intelligence and traditional control theory. This methodology is usually applied in the only cases when accuracy is not of high necessity or importance. On the other hand, as it is stated in (TI SPRA028, Jan.1993), "Fuzzy Logic can address complex control problems, such as robotic arm movement, chemical or manufacturing process control, antiskid braking systems or automobile transmission control with more precision and accuracy, in many cases, than traditional control techniques. Fuzzy Logic is a methodology for expressing operational laws of a system in linguistic terms instead of mathematical equations."

The Fuzzy Logic methodology (Yager & Zadeh, 1992; Klir & Yuan, 1996) comprises three phases:

- 1. The fuzzification is a transformation of analog (continuous) input variables to linguistic ones, e.g., transformation of temperature into the terms cool, warm, hot or trans-formation of speed into the terms negative big (NB), negative small (NS), zero (Z)", positive small (PS), positive big (PB). Such transformation is realized by introduction of so-called membership functions, which define both a range of value and a degree of membership. For linguistic variables it is important not only which membership function a variable belongs to, but also a relative degree (weight) to which it is a member. A variable can have a weighted membership in several membership functions at the same time.
- 2. The fuzzy inference maps input linguistic variables onto output linguistic variables on the base a system of fuzzy rules of the type "IF A THEN B" For instance: "IF the temperature is worm THEN the speed is Positive Small (PS)" or "IF the speed is Negative Big (NB) THEN force is ZERO". Since input linguistic variables are weighted, the output linguistic variables can be obtained weighted as well. Traditional fuzzy logic approach comprises Mamdani- type and Sugeno-type inference methods. The Mamdani-type method is more intuitive and assumes the output variables as a fuzzy set. Fuzzy rules in it contain a fuzzy precondition part (after IF) and a fuzzy consequence part (after THEN). The Sugeno-type method expects the output variables to be singletons or dealing with consequents that are equations. So it is better suited for mathematical analysis, nonlinear system modeling and interpolation.

In the defuzzification phase, the weighted values of output linguistic variables obtained as a result of fuzzy inference have to be transformed to analogue (continuous) variables. This procedure is also based on membership functions. The maximum defuzzification method, wherein an output value is determined by the linguistic variable with the maximum weight. The centroid calculation defuzzification method, wherein an output value is determined by the weighted influence of all the active output membership functions.

As a rule, or at least in a great part of applications, a fuzzy controller is a transformer of input analog signals into an analog output signal. A linguistic variable is a subjective characteristic of an input analog variable, values of which are transformed on bases of given membership functions into a set of weighted values of corresponding linguistic variables. This procedure is called a fuzzification and it contains as its composite part the analog digital transformation.

A set of combinations of weighted linguistic variables corresponds to each value combination of input analog variables. On bases of a system of fuzzy inference rules it is possible to receive the set of weighted output linguistic variables. Using these variables and their membership functions, with help of one of well-known defuzzification methods it is possible to form values of the analog output variable. The defuzzification procedure also includes digital-analog transformation

CHAPTER 3 EXPERIMENTAL STUDY

3.1 HARDWARE DESIGN

3.1.1 BLOCK DIAGRAM OF THE PROJECT




Figure 3.1: Block diagram of project

The above block diagram shows our total scheme of the project. Temperature sensor LM35 is interfaced with microcontroller to sense the room temperature and the counter circuit is also interfaced with it to detect the number of person entered in a room. The controlling part of our project comprises of DAC, control circuit and fuzzy logic. The temperature value and the number of person in a room will be monitored continuously on a computer window created by Visual C#. The fuzzy logic and Visual C# will be explained in the later sub headings. The values will be transferred serially through MAX232 and RS232. Through the logic implemented by fuzzy control we will then control the output manually by the computer window.

3.1.2 CIRCUIT DIAGRAM OF THE PROJECT




Figure 3.2: Circuit diagram of project

Here we used the sensor (LM35) which is connected to the analog pin of PIC16F877A. There is an inbuilt ADC in PIC which converts the analog input to the digital. The UART pin of PIC is connected to the MAX232 to send the data to the computer through RS232. As the voltage level of PIC is not compatible with RS232, MAX232 is used. The data of the sensor is sent serially to the computer. And the data can be seen in a window created by Visual C#. The counter circuit is fetched to port E of microcontroller which counts the number of persons entered in a room. The controlling is done by the windows which send the signal back to the microcontroller and fetched to the DAC 0808 for controlling purposes. The digital input from control window is then transformed into analog output which is fetched to the TRIAC to control the speed of the AC fan or heater. The fuzzy logic created in MATLAB is implemented to microcontroller through which we can control the output.

3.1.3 CODE WRIITEN IN MIKROC FOR DAQ, CONTROL AND COUNTER

```
void newline() {
UART1_write(13);
UART1_write(10);}
```

```
char txt [20];
float x,y;
char uart rd:
void main() {
UART1_init(9600); //initializing the UART pin to baud rate 9600
UART1_write_text("temperature =");
 newline();
 newline();
 while(1) {
 x=adc_read(0); // reading the analog input
 y=(x*500)/1024; // converting the LM35 value to degree celsius
 floattostr(y,txt);
 delay_ms(10000);
  newline();
 char uart_rd; // for controlling the output
  void main() {
  TRISB=0;//selecting port b as output which will be fed to DAC
  PORTB=0;
  TRISE.F0=1; // counter input (entry)
  TRISE.F1=1; // counter input (exit)
   UART1_init(9600);
   delay ms(100);
   while(1)
    if (UART1_Data_Ready()) { // data recieved by window to control
    uart rd = UART1_READ();
    if (uart_rd== 'a') { PORTB=0x00; ;}
    if (uart_rd=='b') {PORTB=0x01;}
     if (uart_rd== 'c') {PORTB=0x02;}
     if (uart_rd=='d') {PORTB=0x14;}
     if (uart_rd== 'e') {PORTB=0x26;}
     if (uart_rd=='f') {PORTB=0x48;}
      if (uart_rd== 'g') {PORTB=0x5A;}
```

```
if (uart rd=='h') {PORTB=0x7C;}
   if (uart_rd=='i') {PORTB=0x7E;}
   if (uart rd=='j') {PORTB=0xAF;}
   if (uart rd=='k') {PORTB=0xFF;}
  }}
  if (PORTE.F0=1)
   {i=i++;
  delay ms(100);
  UART1 Write((i/10)+0x30); // entry counter values in VC#
  UART1 Write((i%10)+0x30);
   newline();
  delay ms(500); }
   if (PORTE.F1=1)
   {i=i-;
  delay ms(100);
  UART1 Write((i/10)+0x30); // exit counter values in VC#
  UART1 Write((i%10)+0x30);
  newline();
  delay ms(100);
11
```

3.2 SOFTWARE DESIGN

3.2.1 DESIGN OF WINDOWS IN VISUAL C#

C# (pronounced "C sharp") is a programming language that is designed for building a variety of applications that run on the .NET Framework. C# is simple, powerful, type-safe, and object-oriented. The many innovations in C# enable rapid application development while retaining the expressiveness and elegance of C-style languages. Visual C# is an implementation of the C# language by Microsoft. Visual Studio supports Visual C# with a full-featured code editor, compiler, project templates, designers, code wizards, a powerful and easy-to-use debugger, and other tools. The .NET Framework class library provides access to many operating system services and other useful, well-designed classes that speed up the development cycle significantly.

We created a window using Visual C# where we can see the output of the sensors and various process parameters. Figure 3.3 shows the operating window for monitoring temperature of the process parameters




Figure 3.3: Operating window for monitoring process variable

We also created a control window by the software Visual C#. This window consists of several button to control the speed of ceiling fan. The control logic will be provided by fuzzy logic which will be described later.




Figure 3.4: Control window for controlling the speed of fan

3.2.1.1 CODE FOR CREATING DAQ WINDOW

```
Code of search button:
     string[] ports = SerialPort.GetPortNames();
          foreach (string port in ports)
          {comboBox1.Items.Add(ports):
    Code for read button:
            t= comboBox1.Text.ToString();
            sErial(t);
     Code for receiving data:
         SerialPort sp;
         void sErial(string Port name)
         {sp = new SerialPort(Port_name, 9600 ,Parity . None, 8, StopBits.One);
                    sp.DataReceived+=new
         SerialDataReceivedEventHandler(DataReceivedHandler);
          sp.Open();
         ReceivedHandler(object sender, SerialDataReceivedEventArgs e)
    SerialPort sp = (SerialPort)sender;
    string w = sp.ReadLine();
   //string msg = sp. readExisting();
             if (w != String.Empty)
                Invoke(new Action(() => richTextBox1.AppendText(w)));}
          3.2.1.2 CODE FOR CREATING CONTROLLING WINDOW
SerialPort port = new SerialPort("COM1", 9600, Parity.None, 8, StopBits.One);
public Form1()
 InitializeComponent();
private void button1 Click(object sender, EventArgs e)
 port.Open();
```

```
port.Write("a");
port.Close();
private void button2_Click(object sender, EventArgs e)
port.Open();
port.Write("b");
port.Close();
private void button3_Click(object sender, EventArgs e)
port.Open();
port.Write("c");
port.Close();
private void button5_Click(object sender, EventArgs e)
port.Open();
port.Write("g");
port.Close();
private void button6_Click(object sender, EventArgs e)
port.Open();
port.Write("d");
port.Close();
private void button9_Click(object sender, EventArgs e)
port.Open();
port.Write("e");
port.Close();
private void button10_Click(object sender, EventArgs e)
port.Open();
port.Write("f");
port.Close();
private void button4_Click(object sender, EventArgs e) -
 port.Open();
 port.Write("h");
 port.Close();
 private void button8_Click(object sender, EventArgs e)
 port.Open();
 port.Write("i");
 port.Close();
```

```
private void button7_Click(object sender, EventArgs e)
{
  port.Open();
  port.Write("j");
  port.Close();
}
private void button11_Click(object sender, EventArgs e)
{
  port.Open();
  port.Write("k");
  port.Close();
}
private void Form1_Load(object sender, EventArgs e)
{
}
}
```

3.2.2 DESIGN OF FUZZY LOGIC IN MATLAB

A basic application might characterize various sub-ranges of a continuous variable. For instance, a temperature measurement for anti-lock brakes might have several separate membership functions defining particular temperature ranges needed to control the brakes properly. Each function maps the same temperature value to a truth value in the 0 to 1 range. These truth values can then be used to determine how the brakes should be controlled. The below figure shows the editor panel where u can select the input and output in MATLAB by just writing fuzzy in the front panel.




Figure 3.5: Fuzzy logic editor panel in MATLAB

By clicking the input we can select the range of the input in which way we will control the output. The below figure shows the input range chosen for our project. The input chosen here is the room temperature and accordingly we will control the fan. The temperature range we chosen is up to 0-45




Figure 3.6: Selecting the temperature values as input

Fig 3.7 shown below is another input given to the microcontroller i.e. the number of persons in a room. By selecting the appropriate range we will next select the output range. The range of the number of person we chosen for our project is up to 0-30




Figure 3.7: Selecting the counter values as input

The output range is then selected by clicking into the output. In our project we selected the output as a speed of fan according to the input received by a microcontroller. Fig 3.8 shows the selection of output and its range. The output range is up to 0-5 and it is the output voltage by which we can control the speed of fan according to the logic or rules created for each of the inputs provided




Figure 3.8: Output range for controlling the speed of fan

The rules is then selected which is shown in fig 3.9 below. Accordingly we can control the output using the logic we have made in the fuzzy control.




Figure 3.9: Rules window of fuzzy controller in MATLAB

The output which to be selected can be viewed from window after creating a rules in fuzzy logic. By creating those logic it is very simple to control the output for specific input. The rules and the logic to control are as follows:

- ➤ If the temperature is very low say between 0-20 and the number of persons in a room in less then the speed of fan is low
- ➤ If the temperature is low say above 20 -25 and the number of persons in a room is also moderate say up to 3-7 persons in a room the fan will be moving in an average speed
- > If the temperature is quite above low say in our logic we created it in the range up to 25-30 and the persons in a room also higher then the speed of the fan will be higher than the previous rule
- If the temperature of the room is medium above 30-35 and the persons in a room is above 15 then the fan will move in a full speed.
- ➤ If the room temperature is higher above 35 degree centigrade and the number of person more or less the fan will move on full speed

CHAPTER 4

RESULTS AND DISCUSSIONS




Figure 4.1: Data acquired from the sensor LM35

The fig shown above is the result of data acquired from the temperature sensor LM35 interfaced with PIC16F877A. The data shown will be then used to control the output manually. There is an option to select the ports by selecting the port connected to the microcontroller we can acquired the sensor value.




Figure 4.2: Displaying the number of persons entered or exit

The counter circuit placed in the door will give us the number of persons entered or exit, which will act as a second input for controlling the output. Above fig shows the window in which the number of persons entered or exit. Accordingly we can use both the above input according to fuzzy logic to control the speed of fan




Figure 4.3: Window of output to be selected according to input

For each and every input there is output by seeing these we can control the speed of fan. Thus finally we control the output by controlling window by the logic provided by the fuzzy control designed in MATLAB. By using those two inputs interfaced with microcontroller we can manually control the fan. The above figure shows the logic and output for every input to be given to the microcontroller. This logic is created by giving rules for both the inputs with respect to its output generated




Figure 4.4: Controlling the speed of fan manually by using fuzzy logic

The controlling of motor is shown in the fig 4.3 by controlling window according to the logic provided by the fuzzy control. Each and every button of the controlling window is based on the logic created by fuzzy control. The logic shown in the window created by fuzzy control leads us to the controlling of fan in various speed and thus the power is optimized to a great extent.

CHAPTER 5

CONCLUSION AND FUTURE CONCERN

5.1 CONCLUSION

By the use of fuzzy logic control along with manual control options using a controlling window created in Visual C# we have been able to obtain the variable speed of the fan according to the logic. The conventional method required the human interruption to decide upon what should be the speed of the fan. In other words this situation analysis ability has been incorporated in a room which makes the appliances much more optimize and represents the decision taking power of the new arrangement. Though the analysis in this project has been very basic, but this clearly depicts the advantage of adding the fuzzy logic controller in controlling the speed of fan or other appliances.

5.2 FUTURE CONCERN

A more fully automatic control of speed of fan is straightforward to design using fuzzy logic technology. Moreover, the design process mimics human intuition, which adds to the ease of development, future maintenance and optimize the use of power. Although this particular example controls only the speed of fan, the design process can be extended without undue complications to other appliances such as AC, room heater etc. The formulation and implementation of membership functions and rules is similar to that shown for the controlling of fan speed.

BIBLIOGRAPHY

- Dutta, S. (2014). Fuzzy logic applications: Technological and strategic issues. IEEE, 10.
- Samanta, N. D., & RoyChaudhuri, C. (2013). Multi sensor wireless system optimized for elderly health monitoring. IEEE, 7.
- Zainzinger, H. (2014). An artificial intelligence based tool for home automation using MATLAB. IEEE, 13.
- Dr.A.Murugan, D. (1999). programming with Visual C#. Andhra Pradesh: L K publisher.
- Mazidi, M. A. (2003). PIC microcontroller and embedded system using c program. delhi: muhaamad ali publisher.
- Smith. (n.d.). Programming The Pic Microcontroller With Mbasic. New Delhi: J R publisher.

APPENDIX DATASHEET OF PIC16F877A



PIC16F87XA

28/40/44-Pin Enhanced Flash Microcontrollers

Devices Included in this Data Sheet:

- PIC16F873A
- PIC16F876A
- · PIC16F874A
- PIC16F877A

High-Performance RISC CPU:

- Only 35 single-word instructions to learn
- All single-cycle instructions except for program branches, which are two-cycle
- Operating speed: DC 20 MHz clock input DC - 200 ns instruction cycle
- Up to 8K x 14 words of Flash Program Memory,
 Up to 368 x 8 bytes of Data Memory (RAM),
 Up to 256 x 8 bytes of EEPROM Data Memory
- Pinout compatible to other 28-pin or 40/44-pin PIC16CXXX and PIC16FXXX microcontrollers

Peripheral Features:

- Timer0: 8-bit timer/counter with 8-bit prescaler
- Timer1: 16-bit timer/counter with prescaler, can be incremented during Sleep via external crystal/clock
- Timer2: 8-bit timer/counter with 8-bit period register, prescaler and postscaler
- Two Capture, Compare, PWM modules
 - Capture is 16-bit, max. resolution is 12.5 ns
 - Compare is 16-bit, max. resolution is 200 ns
 - PWM max. resolution is 10-bit
- Synchronous Serial Port (SSP) with SPI (Master mode) and I²C™ (Master/Slave)
- Universal Synchronous Asynchronous Receiver Transmitter (USART/SCI) with 9-bit address detection
- Parallel Slave Port (PSP) 8 bits wide with external RD, WR and CS controls (40/44-pin only)
- Brown-out detection circuitry for Brown-out Reset (BOR)

Analog Features:

- 10-bit, up to 8-channel Analog-to-Digital Converter (A/D)
- Brown-out Reset (BOR)
- · Analog Comparator module with:
 - Two analog comparators
 - Programmable on-chip voltage reference (VREF) module
 - Programmable input multiplexing from device inputs and internal voltage reference
 - Comparator outputs are externally accessible


Special Microcontroller Features:

- 100,000 erase/write cycle Enhanced Flash program memory typical
- 1,000,000 erase/write cycle Data EEPROM memory typical
- Data EEPROM Retention > 40 years
- · Self-reprogrammable under software control
- In-Circuit Serial Programming™ (ICSP™) via two pins
- Single-supply 5V In-Circuit Serial Programming
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- · Programmable code protection
- · Power saving Sleep mode
- · Selectable oscillator options
- In-Circuit Debug (ICD) via two pins


CMOS Technology:

- Low-power, high-speed Flash/EEPROM technology
- · Fully static design
- Wide operating voltage range (2.0V to 5.5V)
- Commercial and Industrial temperature ranges
- Low-power consumption

Device	Program Memory		Data SRAM (Bytes)	EEPROM (Bytes)	1/0	10-bit A/D (ch)	CCP (PWM)	MSSP			Timers	
	# Single Wo							SPI	Master I ² C	USART	8/16-bit	Comparators
		Instructions			-	-	2	Yes	Yes	Yes	2/1	2
PIC16F873A	7.2K	4096	192	128	22	5	- 4	-	Yes	Yes	2/1	2
	-	4096	192	128	33	- 8	2	Yes	168	-	-	2
PIC16F874A	1.45		- initialization	200	22	5	2	Yes	Yes	Yes	2/1	- 2
PIC16F876A	14.3K	8192	368	256	-	_	-	35	Yes	Yes	2/1	2
PIC16F877A	-	8192	368	256	33	8	2	Yes	162	100	-	



Pin Diagrams (Continued)



PIC16F87XA

Table of Contents

1.0	Device Overview	5
2.0	Memory Organization	15
3.0	Data EEPROM and Flash Program Memory	33
4.0	I/O Ports	41
5.0	Timer0 Module	53
6.0	Timer1 Module	57
7.0	Timer2 Module	61
8.0	Capture/Compare/PWM Modules	63
9.0	Master Synchronous Serial Port (MSSP) Module	71
10.0	Addressable Universal Synchronous Asynchronous Receiver Transmitter (USART)	111
11.0	Analog-to-Digital Converter (A/D) Module	127
12.0	Comparator Module	135
13.0	Comparator Voltage Reference Module	141
14.0	Special Features of the CPU	143
15.0	Instruction Set Summary	159
16.0	Development Support	167
17.0	Electrical Characteristics.	173
18.0	DC and AC Characteristics Graphs and Tables	197
19.0	Packaging Information	209
Appe	andix A: Revision History	219
Appe	endix B: Device Differences	219
Appe	endix C: Conversion Considerations	220
Index	(221
On-Li	ine Support.	229
Syste	ems Information and Upgrade Hot Line	229
Read	der Response	230
PIC1	6F87XA Product Identification System	231

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@mail.microchip.com or fax the Reader Response Form in the back of this data sheet to (480) 792-4150. We welcome your feedback

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at: http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our Web site at www.microchip.com/cn to receive the most current information on all of our products.

1.0 DEVICE OVERVIEW

This document contains device specific information about the following devices:

- PIC16F873A
- PIC16F874A
- PIC16F876A
- PIC16F877A

PIC16F873A/876A devices are available only in 28-pin packages, while PIC16F874A/877A devices are available in 40-pin and 44-pin packages. All devices in the PIC16F87XA family share common architecture with the following differences:


- The PIC16F873A and PIC16F874A have one-half of the total on-chip memory of the PIC16F876A and PIC16F877A
- The 28-pin devices have three I/O ports, while the 40/44-pin devices have five
- The 28-pin devices have fourteen interrupts, while the 40/44-pin devices have fifteen
- The 28-pin devices have five A/D input channels, while the 40/44-pin devices have eight
- The Parallel Slave Port is implemented only on the 40/44-pin devices

The available features are summarized in Table 1-1. Block diagrams of the PIC16F873A/876A and PIC16F874A/877A devices are provided in Figure 1-1 and Figure 1-2, respectively. The pinouts for these device families are listed in Table 1-2 and Table 1-3.

Additional information may be found in the PIC® Mid-Range Reference Manual (DS33023), which may be obtained from your local Microchip Sales Representative or downloaded from the Microchip web site. The Reference Manual should be considered a complementary document to this data sheet and is highly recommended reading for a better understanding of the device architecture and operation of the peripheral modules.

TABLE 1-1: PIC16F87XA DEVICE FEATURES

Key Features	PIC16F873A	PIC16F874A	PIC16F876A	PIC16F877A
Operating Frequency	DC - 20 MHz			
Resets (and Delays)	POR, BOR (PWRT, OST)	POR, BOR (PWRT, OST)	POR, BOR (PWRT, OST)	POR, BOR (PWRT, OST)
Flash Program Memory (14-bit words)	4K	4K	8K	8K
Data Memory (bytes)	192	192	368	368
EEPROM Data Memory (bytes)	128	128	256	256
Interrupts	14	15	- 14	15
I/O Ports	Ports A, B, C	Ports A, B, C, D, E	Ports A, B, C	Ports A, B, C, D, E
Timers	3	3	3	3
Capture/Compare/PWM modules	2	2	2	2
Serial Communications	MSSP, USART	MSSP, USART	MSSP, USART	MSSP, USART
Parallel Communications	_	PSP	_	PSP
10-bit Analog-to-Digital Module	5 input channels	8 input channels	5 input channels	8 input channels
Analog Comparators	2	2	_ 2	2
Instruction Set	35 Instructions	35 Instructions	35 Instructions	35 Instructions
Packages	28-pin PDIP 28-pin SOIC 28-pin SSOP 28-pin QFN	40-pin PDIP 44-pin PLCC 44-pin TQFP 44-pin QFN	28-pin PDIP 28-pin SOIC 28-pin SSOP 28-pin QFN	40-pin PDIP 44-pin PLCC 44-pin TQFP 44-pin QFN






TABLE 1-2: PIC16F873A/876A PINOUT DESCRIPTION

Pin Name	PDIP, SOIC, SSOP Pin#	QFN Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKI OSC1 CLKI	9	6	1	ST/CMOS ⁽³⁾	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode; otherwise CMOS. External clock source input. Always associated with pin function OSC1 (see OSC1/CLKI, OSC2/CLKO pins).
OSC2/CLKO OSC2 CLKO	OSC2 Oscillator crystal output. Connects to cr in Crystal Oscillator mode. CLKO OINRC mode, OSC2 pin outputs CLKO, frequency of OSC1 and denotes the ins				
MCLR/VPP MCLR VPP	1	26	l p	ST	Master Clear (input) or programming voltage (output). Master Clear (Reset) input. This pin is an active low Reset to the device. Programming voltage input.
					PORTA is a bidirectional I/O port.
RADIANO RAD AND	2	27	1/0	TTL	Digital I/O. Analog input 0.
RA1/AN1 RA1 AN1	3	28	1/0	TTL	Digital I/O. Analog input 1.
RA2/AN2/VREF-/ CVREF RA2 AN2 VREF- CVREF	4	1	1/O 1 1 0	TTL	Digital I/O. Analog input 2. A/D reference voltage (Low) input. Comparator VREF output.
RA3/AN3/VREF+ RA3 AN3 VREF+	5	2	1/0	TTL	Digital I/O. Analog input 3. A/D reference voltage (High) input.
RA4 TOCKI C1OUT	6	3	100	ST	Digital I/O – Open-drain when configured as output. Timer0 external clock input. Comparator 1 output.
RA5/AN4/SS/C2OUT RA5 AN4 SS C2OUT	7	4	1/O 1 1 0	TTL .	Digital I/O. Analog input 4. SPI slave select input. Comparator 2 output.

Legend: I = input

t O = output

I/O = input/output

P = power

-= Not used TTL = TTL input ST

ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

This buffer is a Schmitt Trigger input when used in Serial Programming mode.
 This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

PIC16E873A/876A PINOUT DESCRIPTION (CONTINUED)

Pin Name	PDIP, SOIC, SSOP Pin#	QFN Pin#	I/O/P Type	Buffer Type	Description
					PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.
RB0/INT	21	18		TTL/ST ⁽¹⁾	
RB0			1/0	10-9100	Digital I/O.
INT			1		External interrupt.
RB1	22	19	1/0	TTL	Digital I/O.
RB2	23	20	1/0	TTL	Digital I/O.
RB3/PGM	24	21	1152	TTL	
RB3	27	7.	1/0	2307	Digital I/O.
PGM			1		Low-voltage (single-supply) ICSP programming enable pi
RB4	25	22	1/0	TTL	Digital I/O.
RB5	26	23	1/0	TTL	Digital I/O.
RB6/PGC	27	24		TTL/ST(2)	
RB6	2,	24	1/0	11001	Digital I/O.
PGC			1		In-circuit debugger and ICSP programming clock.
RB7/PGD	28	25		TTUST(2)	LL *
R87	1,000	155.55	1/0	1,000,000	Digital I/O.
PGD			1/0		In-circuit debugger and ICSP programming data.
					PORTC is a bidirectional I/O port.
RC0/T1OSO/T1CKI	11	8		ST	The same of the sa
RC0			1/0		Digital I/O.
T1050		1	0		Timer1 oscillator output.
T1CKI			1:	100	Timer1 external clock input.
RC1/T1OSI/CCP2	12	9	0220	ST	W. 7. 1 (ID
RC1			1/0		Digital I/O. Timer1 oscillator input.
T1OSI CCP2	1	1	1/0		Capture2 input, Compare2 output, PWM2 output.
	122	10	110	ST	
RC2/CCP1 RC2	13	10	1/0	31	Digital I/O.
CCP1			1/0		Capture1 input, Compare1 output, PWM1 output.
RC3/SCK/SCL	14	11	10 tabe ()	ST	Contraction Members 405 to online 6.50 to 0.00
RC3			1/0		Digital I/O.
SCK		1	1/0	1	Synchronous serial clock input/output for SPI mode.
SCL			1/0	1	Synchronous serial clock input/output for I ² C mode.
RC4/SDI/SDA	15	12		ST	
RC4		1	1/0		Digital I/O.
SDI	4		1/0	1	SPI data in. I ² C data I/O.
SDA	40	12	100	ST	1 0 000 110.
RC5/SDO	16	13	1/0	31	Digital I/O.
RC5 SDO	1	1	0	1	SPI data out.
	17	14	-	ST	
RC6/TX/CK RC6		1.3	1/0		Digital I/O.
TX		1	0		USART asynchronous transmit.
CK			1/0		USART1 synchronous clock.
RC7/RX/DT	18	15	1	ST	10 No. 10
RC7	(123		1/0		Digital I/O.
RX	1		1		USART asynchronous receive. USART synchronous data.
DT	12772	-	1/0	-	
Vss	8, 19	5, 6	P		Ground reference for logic and I/O pins.
VCO	20	17	P	-	Positive supply for logic and I/O pins.

Legend: | = input

O = output

I/O = input/output

P = power

- = Not used TTL = TTL input

ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

TABLE 1-3: PIC16F874A/877A PINOUT DESCRIPTION

Pin Name	PDIP Pin#	PLCC Pin#	TQFP Pin#	QFN Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKI OSC1 CLKI	13	14	30	32	1	ST/CMOS ⁽⁴⁾	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode; otherwise CMOS. External clock source input. Always associated with pin function OSC1 (see OSC1/CLKI, OSC2/CLKO pins).
OSC2/CLKO OSC2 CLKO	14	15	31	33	0	-	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. In RC mode, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
MCLR/VPP MCLR VPP	1	2	18	18	I P	ST	Master Clear (input) or programming voltage (output Master Clear (Reset) input. This pin is an active low Reset to the device. Programming voltage input.
RAO/ANO RAO ANO	2	3	19	19	1/0	TTL	PORTA is a bidirectional I/O port. Digital I/O. Analog input 0.
RA1/AN1 RA1 AN1	3	4	20	20	1/0	TTL	Digital I/O. Analog input 1.
RA2/AN2/VREF-/CVREF RA2 AN2 VREF- CVREF	4	5	21	21	1/0	TTL	Digital I/O. Analog input 2. A/D reference voltage (Low) input. Comparator VREF output.
RA3/AN3/VREF+ RA3 AN3 VREF+	5	6	22	22	I/O I I	TTL	Digital I/O. Analog input 3. A/D reference voltage (High) input.
RA4/T0CKI/C1OUT RA4	6	7	23	23	1/0	ST	Digital I/O – Open-drain when configured as output.
TOCKI C1OUT					0		Timer0 external clock input. Comparator 1 output.
RA5/AN4/SS/C2OUT RA5 AN4 SS C2OUT	7	8	24	24	1/0	TTL	Digital I/O. Analog input 4. SPI slave select input. Comparator 2 output.

- = Not used TTL = TTL input

ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

PIC16F874A/877A PINOUT DESCRIPTION (CONTINUED) **TABLE 1-3:**

Pin Name	PDtP Pin#	PLCC Pin#	TQFP Pin#	QFN Pin#	I/O/P Type	Buffer Type	Description
							PORTB is a bidirectional I/O port, PORTB can be software programmed for internal weak pull-up on all inputs.
RB0/INT	33	36	8	9	70/05/	TTL/ST ⁽¹⁾	0.075 5.00
RB0 INT					1/0		Digital I/O. External interrupt
RB1	34	37	9	10	1/0	TTL	Digital I/O,
RB2	35	38	10	11	1/0	TTL	Digital I/O.
RB3/PGM RB3 PGM	36	39	11	12	1/0	TTL	Digital I/O. Low-voltage ICSP programming enable pin.
RB4	37	41	14	14	1/0	TTL	Digital I/O.
RB5	38	42	15	15	1/0	TTL	Digital I/O.
RB6/PGC RB6 PGC	39	43	16	16	1/0	TTL/ST ⁽²⁾	Digital I/O. In-circuit debugger and ICSP programming clock.
RB7/PGD RB7 PGD	40	44	17	17	1/0	TTL/ST ⁽²⁾	Digital I/O. In-circuit debugger and ICSP programming data.

O = output TTL = TTL input I/O = input/output ST = Schmitt Trigger input Legend: I = input - = Not used

This buffer is a Schmitt Trigger input when configured as the external interrupt. Note 1:

This buffer is a Schmitt Trigger input when used in Serial Programming mode.
 This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

PIC16F874A/877A PINOUT DESCRIPTION (CONTINUED)

Pin Name	PDIP Pin#	PLCC Pin#	TQFP Pin#	QFN Pin#	I/O/P Type	Buffer Type	Description
							PORTC is a bidirectional I/O port.
RC0/T10SO/T1CKI RC0 T10SO T1CKI	15	16	32	34	1/O O I	ST	Digital I/O. Timer1 oscillator output. Timer1 external clock input.
RC1/T1OSI/CCP2 RC1 T1OSI CCP2	16	18	35	35	I/O I I/O	ST	Digital I/O. Timer1 oscillator input. Capture2 input, Compare2 output, PWM2 output.
RC2/CCP1 RC2 CCP1	17	19	36	36	1/0	ST	Digital I/O. Capture1 input, Compare1 output, PWM1 output.
RC3/SCK/SCL RC3 SCK SCL	18	20	37	37	1/0	ST	Digital I/O. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I ² C mode.
RC4/SDI/SDA RC4 SDI SDA	23	25	42	42	1/0	ST	Digital I/O. SPI data in. I ² C data I/O.
RC5/SDO RC5 SDO	24	26	43	43	1/0	ST	Digital I/O. SPI data out.
RC6/TX/CK RC6 TX CK	25	27	44	44	I/O O I/O	ST	Digital I/O. USART asynchronous transmit. USART1 synchronous clock.
RC7/RX/DT RC7 RX DT	26	29	1	1	1/O 1 1/O	ST	Digital I/O. USART asynchronous receive. USART synchronous data.

Legend:

O = output

I/O = input/output

P = power

— = Not used TTL = TTL input ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt. This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

PIC16F874A/877A PINOUT DESCRIPTION (CONTINUED) TABLE 1-3:

Pin Name	PDIP Pin#	PLCC Pin#	TQFP Pin#	QFN Pin#	I/O/P Type	Buffer Type	Description
							PORTD is a bidirectional I/O port or Parallel Slave
				1:			Port when interfacing to a microprocessor bus.
RD0/PSP0	19	21	38	38	6	ST/TTL(3)	
RD0					1/0		Digital I/O.
PSP0					1/0	17,000	Parallel Slave Port data.
RD1/PSP1	20	22	39	39	5	ST/TTL(3)	The company of the co
RD1					1/0		Digital I/O.
PSP1					1/0		Parallel Slave Port data.
RD2/PSP2	21	23	40	40		ST/TTL(3)	
RD2					1/0		Digital I/O.
PSP2			1	1	1/0	Lancas Constitution	Parallel Slave Port data.
RD3/PSP3	22	24	41	41		ST/TTL(3)	110011100000000
RD3					IVO		Digital I/O.
PSP3					1/0		Parallel Slave Port data.
RD4/PSP4	27	30	2	2	200	ST/TTL(3)	Total Control
RD4	10000	-	100		1/0		Digital I/O
PSP4					1/0		Parallel Slave Port data.
RD5/PSP5	28	31	3	3		ST/TTL(3)	
RD5					1/0		Digital I/O.
PSP5	1				I/O		Parallel Slave Port data.
RD6/PSP6	29	32	4	4	1	ST/TTL(3)	
RD6	1572	355		1.5	1/0		Digital I/O.
PSP6					1/0		Parallel Slave Port data.
RD7/PSP7	30	33	5	5		ST/TTL(3)	TO COMPANY OF THE PARTY OF THE
RD7	177.70	200	100		1/0	2711A 1 1 TOO	Digital I/O.
PSP7					I/O		Parallel Slave Port data.
							PORTE is a bidirectional I/O port.
REO/RD/AN5	8	9	25	25		ST/TTL(3)	
REO					1/0	0	Digital I/O.
RD					1		Read control for Parallel Slave Port.
AN5					1		Analog input 5.
RE1/WR/AN6	9	10	26	26		ST/TTL(3)	(2.0)
RE1					1/0	3300	Digital I/O.
WR			8 9		1	1	Write control for Parallel Slave Port.
AN6					1		Analog input 6.
RE2/CS/AN7	10	11	27	27		ST/TTL(3)	42 (1)
RE2			2500	5550	1/0	1200 M	Digital I/O.
CS	1		1		1		Chip select control for Parallel Slave Port.
AN7					- 1		Analog input 7.
Vss	12, 31	13, 34	6, 29	6, 30,	Р		Ground reference for logic and I/O pins.
				31			
VDD	11, 32	12, 35	7, 28	7, 8, 28, 29	Р		Positive supply for logic and I/O pins.
NC	-	1, 17, 28, 40	12,13, 33, 34	13	-	-	These pins are not internally connected. These pin should be left unconnected.

O = output

I/O = input/output

- = Not used TTL = TTL input ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.
2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.
3: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

NOTES:


2.0 MEMORY ORGANIZATION

There are three memory blocks in each of the PIC16F87XA devices. The program memory and data memory have separate buses so that concurrent access can occur and is detailed in this section. The EEPROM data memory block is detailed in Section 3.0 "Data EEPROM and Flash Program Memory".

Additional information on device memory may be found in the PIC[®] Mid-Range MCU Family Reference Manual (DS33023).

FIGURE 2-1:

PIC16F876A/877A PROGRAM MEMORY MAP AND STACK




2.1 Program Memory Organization

The PIC16F87XA devices have a 13-bit program counter capable of addressing an 8K word x 14 bit program memory space. The PIC16F876A/877A devices have 8K words x 14 bits of Flash program memory, while PIC16F873A/874A devices have 4K words x 14 bits. Accessing a location above the physically implemented address will cause a wraparound.

The Reset vector is at 0000h and the interrupt vector is at 0004h.

FIGURE 2-2:

PIC16F873A/874A PROGRAM MEMORY MAP AND STACK



2.2 Data Memory Organization

The data memory is partitioned into multiple banks which contain the General Purpose Registers and the Special Function Registers. Bits RP1 (Status<6>) and RP0 (Status<5>) are the bank select bits.

RP1:RP0	Bank
00	0
01	1
10	2
11	3

Each bank extends up to 7Fh (128 bytes). The lower locations of each bank are reserved for the Special Function Registers. Above the Special Function Registers are General Purpose Registers, implemented as static RAM. All implemented banks contain Special Function Registers. Some frequently used Special Function Registers from one bank may be mirrored in another bank for code reduction and quicker access.

Note:	The EEPROM data memory description can be found in Section 3.0 "Data EEPROM and Flash Program Memory" of this data
	sheet.

2.2.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly, or indirectly, through the File Select Register (FSR).

FIGURE 2-3: PIC16F876A/877A REGISTER FILE MAP

(File Address		File Address		File Address		File Addr
Indirect addr.(*	00h	Indirect addr.(*)	80h	Indirect addr.(*	100h	Indirect addr.(*)	180
TMR0	01h	OPTION REG		TMR0	101h	OPTION REG	
PCL	02h	PCL	82h	PCL	102h	PCL	182
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183
FSR	04h	FSR	84h	FSR	104h	FSR	184
PORTA	05h	TRISA	85h		105h	TOK	185
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186
PORTC	07h	TRISC	87h		107h	114100	187
PORTD(1)	08h	TRISD(1)	88h		108h	0.7000	188
PORTE(1)	09h	TRISE(1)	89h	NU STATE	109h	1777	189
PCLATH	OAh	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18A
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18BI
PIR1	0Ch	PIE1	8Ch	EEDATA	10Ch	EECON1	18C
PIR2	0Dh	PIE2	8Dh	EEADR	10Dh	EECON2	18DI
TMR1L	0Eh	PCON	8Eh	EEDATH	10Eh	Reserved ⁽²⁾	18E
TMR1H	0Fh		8Fh	EEADRH	10Fh	Reserved ⁽²⁾	18Fh
TICON	10h	Harrie Land	90h		110h	Kezeiven	190h
TMR2	11h	SSPCON2	91h		111h		191h
T2CON	12h	PR2	92h		112h	145	192h
SSPBUF	13h	SSPADD	93h		113h	-	192h
SSPCON	14h	SSPSTAT	94h		114h		193h
CCPR1L	15h	described a	95h		115h		194n
CCPR1H	16h	CHERTIES STORY	96h		116h		196h
CCP1CON	17h	STEPPING IN	97h	General	117h	General	190h
RCSTA	18h	TXSTA	98h	Purpose	118h	Purpose	
TXREG	19h	SPBRG	99h	Register 16 Bytes	119h	Register 16 Bytes	198h 199h
RCREG	1Ah	DEATH AND THE	9Ah	, o Dytos	11Ah	10 bytes	3.77.535
CCPR2L	1Bh	Est Landing	9Bh		11Bh	- 1	19Ah
CCPR2H	1Ch	CMCON	9Ch		11Ch	- 1	19Bh
CCP2CON	1Dh	CVRCON	9Dh		11Dh	1	19Ch
ADRESH	1Eh	ADRESL	9Eh		11Eh		19Dh
ADCON0	1Fh	ADCON1	9Fh		11Fh	- 1	19Eh
	20h .		AOh		120h		19Fh
General Purpose Register		General Purpose Register 80 Bytes	Aun	General Purpose Register 80 Bytes	1201	General Purpose Register 80 Bytes	1A0h
96 Bytes			re.	n was on wanted			
,,,,,	7Fh	accesses 70h-7Fh	EFh FOh FFh	accesses 70h-7Fh	16Fh 170h	accesses 70h - 7Fh	1EFh 1F0h
Bank 0		Bank 1		Bank 2	17Fh L	Bank 3	1FFh

Unimplemented data memory locations, read as '0'.

Not a physical register.

Note 1: These registers are not implemented on the PIC16F876A.
2: These registers are reserved; maintain these registers clear.

FIGURE 2-4: PIC16F873A/874A REGISTER FILE MAP

	File Address		File Address		File Address		Fi
Indirect addr.	00h	Indirect addr.(*)	80h	Indirect addr.	100h	Indirect addr.	7
TMR0	01h	OPTION_REG		TMRO	101h		- '0
PCL	02h	PCL	82h	PCL	102h	OPTION_RE	-
STATUS	03h	STATUS	83h	STATUS	103h	PCL	18
FSR	04h	FSR	84h	FSR	104h	STATUS	18
PORTA	05h	TRISA	85h	SELECTION OF	105h	FSR	18
PORTB	06h	TRISB	86h	PORTB	106h	TDIOD	18
PORTC	07h	TRISC	87h	TOKIB	107h	TRISB	186
PORTD(1)	08h	TRISD(1)	88h		108h		187
PORTE(1)	09h	TRISE(1)	89h		109h		188
PCLATH	0Ah	PCLATH	8Ah	PCLATH		501.47	189
INTCON	OBh	INTCON	8Bh	INTCON	10Ah	PCLATH	18/
PIR1	0Ch	PIE1	8Ch		10Bh	INTCON	18E
PIR2	0Dh	PIE2	8Dh	EEDATA	10Ch	EECON1	180
TMR1L	0Eh	PCON	8Eh	EEADR	10Dh	EECON2	180
TMR1H	0Fh	10012/12/10	8Fh	EEDATH	10Eh	Reserved ⁽²⁾	18E
TICON	10h		90h	EEADRH	10Fh	Reserved ⁽²⁾	18F
TMR2	11h	SSPCON2	0.0000000000000000000000000000000000000		110h	127	190
T2CON	12h	PR2	91h 92h				
SSPBUF	13h	SSPADD	93h				
SSPCON	14h	SSPSTAT	100000000000000000000000000000000000000				
CCPR1L	15h	OUI OTAT	94h 95h				
CCPR1H	16h	and the second second	96h				
CCP1CON	17h	CONTRACTOR OF THE PARTY	97h	The state of the s			
RCSTA	18h	TXSTA	98h				
TXREG	19h	SPBRG	99h	enter in			
RCREG	1Ah		9Ah	Supplied to			
CCPR2L	1Bh	Control of the Control of the Control	1000000				
CCPR2H	1Ch	OHIOGHI	9Bh				
CCP2CON	1Dh	CUDOCU	9Ch		- 1		
ADRESH	1Eh	ADDEOL	9Dh				
ADCON0	1Fh	100000	9Eh			The second	
	20h		9Fh		120h	UNITED BY	4 4 01-
General		General	AOh				1A0h
Purpose Register		Purpose Register		accesses 20h-7Fh		accesses A0h - FFh	
96 Bytes		96 Bytes		0.77	16Fh	- wite FFII	1EFh
					170h		1F0h
	7Fh				21,27017		311
Bank 0	V-11	Bank 1	Fh L	Bank 2	7Fh		1FFh

Unimplemented data memory locations, read as '0'.

Not a physical register.

Note 1: These registers are not implemented on the PIC16F873A.
2: These registers are reserved; maintain these registers clear.

2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is given in Table 2-1.

The Special Function Registers can be classified into two sets: core (CPU) and peripheral. Those registers associated with the core functions are described in detail in this section. Those related to the operation of the peripheral features are described in detail in the peripheral features section.

SPECIAL FUNCTION REGISTER SUMMARY TABLE 2-1:

Address	s Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on		
Bank	0				-			50000	1 2000	POR, BO	R on page	
00h(3)	INDF	Address	ing this local	tion uses co	ntents of EO	D to a data						
01h	TMRO	Timer0 A	Module Regi	ster.	ments of FS	r to address	s data memo	ry (not a phy	sical registe	er) 0000 000	0 31, 150	
02h ⁽³⁾	PCL		Counter (P		nificant But					XXXX XXX	x 55, 150	
03h(3)	STATUS	IRP	RP1	RPO	TO TO		_	_		0000 000	0 30, 150	
04h(3)	FSR	77.75	Data Memor			PD	Z	DC	C	0001 1xx	× 22, 150	
05h	PORTA	10.29		-	The latest warmen and	Anna contra				XXXX XXX	x 31, 150	
06h	PORTB	PORTB	Data Latch v	then written	DODTO -	nen written: ns when read	PORTA pins	when read	3.5	0x 000	0 43, 150	
07h	PORTC	PORTC	Data Latch u	then written	PORTS pir	ns when read	d			XXXX XXXX	x 45, 150	
08h(4)	PORTD	PORTO	Data Latch u	hen writer	PORTC pir	ns when read	ď			XXXX XXXX	47, 150	
19h(4)	PORTE	-	Data Cathi M	Ten written:	PORTD pir	ns when read				XXXX XXXX	48, 150	
Ah(1,3)	PCLATH	100		100	-		RE2	RE1	REO	XXX	49, 150	
(3)	INTCON	GIE	PEIE	THEORE	VVrite Buth		per 5 bits of t	he Program	Counter	0 0000	30, 150	
Ch	PIR1	PSPIF(3)	_	TMROIE	INTE	RBIE	TMROIF	INTF	RBIF	0000 000x	24, 150	
Dh	PIR2	1011	CMIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	26, 150	
Eh	TMR1L	2000	CCDOIS								28, 150	
Fh	TMR1H	Holding P.	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register									
0h	T1CON	Troiding re	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register							XXXX XXXX	60, 150	
	TMR2	Time di La	-	T1CKPS1	T1CKPS0	TIOSCEN	TISYNC	TMR1CS	TMR10N	00 0000		
	T2CON	Timer2 Mo	dule Regist							0000 0000	62, 150	
	SSPBUF	-		TOUTPS2		TOUTPSO	TMR20N	T2CKPS1	T2CKPS0		61, 150	
	SSPCON	Synchrono	us Serial Po		Buffer/Trans	mit Register		1		XXXX XXXX	79, 150	
	-1000/A1750E/A	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPMD	0000 0000	82, 82,	
_	CCPR1L	Capture/Co	mpare/PW	M Register 1	(LSB)	-					150	
	CCPR1H	Capture/Co	mpare/PW	M Register 1	(MSB)					XXXX XXXX	63, 150	
	CCP1CON	5 20	-	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCDANO	XXXX XXXX	63, 150	
	ROSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	CCP1M0	00 0000	64, 150	
-	XREG	USART Tra	nsmit Data	Register		7.00-011	FERN	DERR	RX9D		112, 150	
-	CREG	USART Rec	ceive Data F	Register							118, 150	
h C	CPR2L	Capture/Co			(LSB)					0000 0000	118, 150	
h C	CPR2H	Capture/Cor	mpare/PV/M	Register 2	(MSB)					XXXX XXXX	63, 150	
h C	CP2CON	-	-	CCP2X	CCP2Y	сср2м3	CODOLIO			XXXX XXXX	63, 150	
n A	DRESH	A/D Result R	Register High		30, 21	OUF ZIVI3	CCP2M2	CCP2M1	CCP2M0	00 0000	64, 150	
) Al	DCON0	ADCS1	ADCS0	CHS2	CHS1	OUCO		-		XXXX XXXX	133, 150	
end:	v = unknown	n, u = unchar	manufacture and the second			CHS0	GO/DONE	-	ADON	0000 00-0 1	27, 150	

x = unknown, u = unchanged, q = value depends on condition, + = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'

- The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose Note 1: contents are transferred to the upper byte of the program counter.
 - Bits PSPIE and PSPIF are reserved on PIC16F873A/876A devices; always maintain these bits clear.
 - 3: These registers can be addressed from any bank.
 - 4: PORTD, PORTE, TRISD and TRISE are not implemented on PIC16F873A/876A devices, read as 'd'.
 - 5: Bit 4 of EEADRH implemented only on the PIC16F876A/877A devices

TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Details on page
Bank 1							Section of				
80h ⁽³⁾	INDF	Addressin	g this location	on uses con	itents of FSR	to address	data memory	(not a phys	ical register	0000 0000	31, 150
81h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	23, 150
82h ⁽³⁾	PCL	Program (Counter (PC) Least Sign	nificant Byte					0000 0000	
83h ⁽³⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	C	0001 1xxx	
84h ⁽³⁾	FSR	Indirect Da	ata Memory	Address Po	ointer					XXXX XXXX	
85h	TRISA	-	A Land	PORTA D	ata Direction	Register				11 1111	-
86h	TRISB	PORTB D	ata Direction	-						1111 1111	-
87h	TRISC	PORTC D	ata Direction	Register						1111 1111	47, 150
88h ⁽⁴⁾	TRISD	PORTD D	ata Direction	Register						1111 1111	
89h ⁽⁴⁾	TRISE	IBF	OBF	IBOV	PSPMODE	-	PORTE Da	ta Direction	bits	0000 -111	
BAh(1,3)	PCLATH	-		-	Write Buffer	for the upp	er 5 bits of th			0 0000	30, 150
88h ⁽³⁾	INTCON	GIE	PEIE	TMROIE	INTE	RBIE	TMROIF	INTE	RBIF	0000 000x	24, 150
BCh	PIE1	PSPIE(2)	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	25, 151
BDh	PIE2	-	CMIE	18 C.	EEIE	BCLIE	00-30		CCP2IE	-0-0 00	-
BEh	PCON	-		40		4-1		POR	BOR	qq	29, 151
3Fh	S. Sarrie	Unimpleme	ented	SALE	R - 06) R	14 000 340 7		Variety ()	CHARLE	- 44	20,101
90h		Unimplem	ented	UM S		E SOUL		10000	11000	2025	
91h	SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	83, 151
92h	PR2	Timer2 Per	riod Register							1111 1111	62, 151
33h	SSPADD	Synchrono	us Serial Po	rt (I ² C mod	e) Address R	egister			-	0000 0000	79, 151
94h	SSPSTAT	SMP	CKE	D/Ā	Р	s	RW	UA	BF	0000 0000	79, 151
95h	4	Unimpleme	ented	44367	1	1157 116	SENTENNE	Maria II	101-11-2	0000 0000	70, 101
6h		Unimpleme	ented		No.	120173	E Control		100		
7h	100 H	Unimpleme	ented	45.50	5 750	19		FINE			
8h	TXSTA	CSRC	TX9	TXEN	SYNC	14	BRGH	TRMT	TX9D	0000 -010	111, 151
19h	SPBRG	Baud Rate	Generator F	Register					1,100	0000 0000	113, 151
Ah	- 30-XII0.	Unimpleme	ented	The state of	8-17-15 XX	JAR S		Maria C.	18913	0000 0000	110, 101
Bh	141 C-	Unimpleme	inted	DESCRIPTION	Final Control	200	E SECOND	URCED V	311636	PS LIPHE	
iCh i	CMCON	C2OUT	C1OUT	CZINV	C1INV	CIS	CM2	CM1	CMO	0000 0111	135, 151
Dh	CVRCON	CVREN	CVROE	CVRR		CVR3	CVR2	CVR1	CVRO		141, 151
Eh /	ADRESL	A/D Result	Register Lo	w Byte						XXXX XXXX	133, 151
Fh /	ADCON1	ADFM	ADCS2	17-37		PCFG3	PCFG2	PCFG1	PCFG0	00 0000	128, 151

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', x = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter.

- 2: Bits PSPIE and PSPIF are reserved on PIC16F873A/876A devices; always maintain these bits clear.
- These registers can be addressed from any bank.
- 4: PORTD, PORTE, TRISD and TRISE are not implemented on PIC16F873A/876A devices, read as '0'.
- 5: Bit 4 of EEADRH implemented only on the PIC16F876A/877A devices.

TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Details on page
Bank 2											
100h ⁽³⁾	INDF	Addressin	g this location	on uses cor	ntents of FSF	to address d	iata memory	(not a phys	ical register	0000 0000	31, 150
101h	TMR0	Timer0 M	Timer0 Module Register								
102h ⁽³⁾	PCL	Program (Counter's (P	C) Least S	ignificant By	е				0000 0000	30, 150
103h(3)	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	22, 150
104h(3)	FSR	Indirect D	ata Memory	Address P	ointer				-	XXXX XXXX	31, 150
105h	CON-UNI	Unimplemented									
106h	PORTB	PORTB Data Latch when written; PORTB pins when read								XXXX XXXX	45, 150
107h	-	Unimplemented								-	TI I
108h		Unimplem	ented	US SALE	B 1517.11		5-1	The state of	19.1	-	
109h	-	Unimplem	ented	HELVE.	GIBLE	W. Albania	1580000	III SULE		105 10	-
10Ah(1,3)	PCLATH	13-11	1200	-	Write Buffe	er for the uppe	er 5 bits of the	Program (Counter	0 0000	30, 150
108h ⁽³⁾	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMROIF	INTE	RBIF	0000 000x	24, 150
10Ch	EEDATA	EEPROM Data Register Low Byte								XXXX XXXX	39, 151
10Dh	EEADR	EEPROM Address Register Low Byte									39, 151
10Eh	EEDATH	0-5		EEPROM	Data Regist	er High Byte				xx xxxx	39, 151
10Fh	EEADRH	(5) EEPROM Address Register High Byte								XXXX	39, 151
Bank 3		-			-						
180h ⁽³⁾	INDF	Addressin	g this locatio	n uses con	tents of FSR	to address d	ata memory (not a physi	cal register)	0000 0000	31, 150
181h	OPTION REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	23, 150
182h ⁽³⁾	PCL	Program C	Counter (PC)		1	1			1 100	0000 0000	30, 150
183h ⁽³⁾	STATUS	IRP	RP1	RPO	TO	PD	Z	DC	С	0001 1xxx	22, 150
184h ⁽³⁾	FSR		ata Memory			1 .0	-	- 00		XXXX XXXX	31, 150
185h	TERROLL WUS	Unimplem			E CULTURE	Arrest Contract	ALUMUIT.		To do the co	AAAA AAAA	51, 150
186h	TRISB	-	ata Direction	Register						1111 1111	45, 150
187h	190 - 29	Unimplem	-	A Transaction		12 11 1			-12-17-18	***** ****	49, 100
188h	TVI - SOL	Unimplem		A STANS	a little	111 117 11		- 7 68	1000	-	
189h		Unimplem		1971		1000	RESPONDE	100	10 TO THE		100
18Ah(1,3)	PCLATH	SHOP	-	_	Write Buffe	r for the uppe	er 5 bits of the	Program (Counter	0 0000	30, 150
199	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMROIF	INTE	RBIF	0000 000x	24, 150
18Bh ⁽³⁾	ette constantial in the	EEPGD		0475		WRERR	WREN	WR	RD	x x000	34, 151
18Bh ⁽³⁾	EECON1	EEF-GD		CASTRONOS CONTRACTOR	The second second	1		2.414	110	A	W4. 101
	EECON1 EECON2	EEPROM Control Register 2 (not a physical register)									30 151
18Ch		EEPROM	Control Reg		a physical re	gister)	59450041	157.10		0000 0000	39, 151

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved.

Shaded locations are unimplemented, read as '0'.

- Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter.
 - 2: Bits PSPIE and PSPIF are reserved on PIC16F873A/876A devices; always maintain these bits clear.
 - 3: These registers can be addressed from any bank.
 - 4: PORTD, PORTE, TRISD and TRISE are not implemented on PIC16F873A/876A devices, read as '0'.
 - 5: Bit 4 of EEADRH implemented only on the PIC16F876A/877A devices.

2.2.2.1 Status Register

The Status register contains the arithmetic status of the ALU, the Reset status and the bank select bits for data memory.

The Status register can be the destination for any instruction, as with any other register. If the Status register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable, therefore, the result of an instruction with the Status register as destination may be different than intended.

For example, CLRF STATUS, will clear the upper three bits and set the Z bit. This leaves the Status register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the Status register because these instructions do not affect the Z, C or DC bits from the Status register. For other instructions not affecting any status bits, see Section 15.0 "Instruction Set Summary".

Note:	The o
	The C and DC bits operate as a borrow
	and digit borrow bit, respectively, in sub-
	traction. See the SUBLW and SUBWP
	instructions for examples.

REGISTER 2-1: STATUS REGISTER (ADDRESS 03h, 83h, 103h, 183h)

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
IRP	RP1	RP0	TO	PD	Z	DC	C
bit 7							bit

IRP: Register Bank Select bit (used for indirect addressing) bit 7

1 = Bank 2, 3 (100h-1FFh) 0 = Bank 0, 1 (00h-FFh)

RP1:RP0: Register Bank Select bits (used for direct addressing) bit 6-5

11 = Bank 3 (180h-1FFh) 10 = Bank 2 (100h-17Fh)

01 = Bank 1 (80h-FFh)

00 = Bank 0 (00h-7Fh)

Each bank is 128 bytes.

bit 4 TO: Time-out bit

1 = After power-up, CLRWDT instruction or SLEEP instruction

o = A WDT time-out occurred

bit 3 PD: Power-down bit

1 = After power-up or by the CLRWDT instruction

0 = By execution of the SLEEP instruction

bit 2 Z: Zero bit

1 = The result of an arithmetic or logic operation is zero

0 = The result of an arithmetic or logic operation is not zero

DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) bit 1

(for borrow, the polarity is reversed)

1 = A carry-out from the 4th low order bit of the result occurred

0 = No carry-out from the 4th low order bit of the result

C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) bit 0

1 = A carry-out from the Most Significant bit of the result occurred

0 = No carry-out from the Most Significant bit of the result occurred

For borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high, or low order bit of the source register.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	

bit 0

2.2.2.2 OPTION_REG Register

REGISTER 2-2:

The OPTION_REG Register is a readable and writable register, which contains various control bits to configure the TMR0 prescaler/WDT postscaler (single assignable register known also as the prescaler), the external INT interrupt, TMR0 and the weak pull-ups on PORTB.

To achieve a 1:1 prescaler assignment for the TMR0 register, assign the prescaler to the Watchdog Timer.

REGISTER 2-2:	OPTION_	REG REGI	STER (AD	DRESS 81	h, 181h)			
	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	
	bit 7					1 02	FSI	PS0

bit 7 RBPU: PORTB Pull-up Enable bit 1 = PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled by individual port latch values bit 6 INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin bit 5 TOCS: TMR0 Clock Source Select bit 1 = Transition on RA4/T0CKI pin 0 = Internal instruction cycle clock (CLKO) bit 4 T0SE: TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on RA4/T0CKI pin

0 = Increment on low-to-high transition on RA4/T0CKI pin bit 3 PSA: Prescaler Assignment bit 1 = Prescaler is assigned to the WDT 0 = Prescaler is assigned to the Timer0 module

pit 2-0 PS2:PS0: Prescaler Rate Select bits

Bit Value	TMR0 Rate	WDT Rate
000	1.2	1:1
001	1.4	1:2
010	1:8	1:4
011	1:16	1:8
100	1:32	1:16
101	1:64	1:32
110	1:128	1:64
111	1:256	1:128

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	f hit road as 'O'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

When using Low-Voltage ICSP Programming (LVP) and the pull-ups on PORTB are Note: enabled, bit 3 in the TRISB register must be cleared to disable the pull-up on RB3 and ensure the proper operation of the device

2.2.2.3 INTCON Register

The INTCON register is a readable and writable register, which contains various enable and flag bits for the TMR0 register overflow, RB port change and external RB0/INT pin interrupts.

Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-3:	R/W-0	REGISTER	(ADDRES	S 001 000	700	
	R/W-0	R/W-0	(IDDITES	S UBN, 8BI	n, 10Bh,	18Bh)
	CUE	10.00-0	R/W-0	R/W-0	B/M/o	Desi

R/W-0	R/W-0	R/W-0			OBIII		
GIE	PEIE	TMROIE	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
it 7		TMROIE INTE RBIE	RBIE	TMROIF		14/3//->	
					THEIROIP	INTF	RBIF

Note:

bit 7 GIE: Global Interrupt Enable bit

1 = Enables all unmasked interrupts

0 = Disables all interrupts

bit 6 PEIE: Peripheral Interrupt Enable bit

1 = Enables all unmasked peripheral interrupts

0 = Disables all peripheral interrupts

bit 5 TMR0IE: TMR0 Overflow Interrupt Enable bit

1 = Enables the TMR0 interrupt

0 = Disables the TMR0 interrupt

bit 4 INTE: RB0/INT External Interrupt Enable bit

1 = Enables the RB0/INT external interrupt

0 = Disables the RB0/INT external interrupt

bit 3 RBIE: RB Port Change Interrupt Enable bit

1 ≈ Enables the RB port change interrupt

0 = Disables the RB port change interrupt

bit 2 TMR0IF: TMR0 Overflow Interrupt Flag bit

1 = TMR0 register has overflowed (must be cleared in software)

0 = TMR0 register did not overflow

bit 1 INTF: RB0/INT External Interrupt Flag bit

1 = The RB0/INT external interrupt occurred (must be cleared in software)

0 = The RB0/INT external interrupt did not occur

bit 0 RBIF: RB Port Change Interrupt Flag bit

1 = At least one of the RB7:RB4 pins changed state; a mismatch condition will continue to set the bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared

0 = None of the RB7:RB4 pins have changed state

	_	_	_	-	۰
-	-	-	_	-	·
œ	а	60	n	п	١

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

2.2.2.4 PIE1 Register

The PIE1 register contains the individual enable bits for the peripheral interrupts.

Note: Bit PEIE (INTCON<6>) must be set to enable any peripheral interrupt.

REGISTER 2-4: PIE1 REGISTER (ADDRESS 8Ch)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PSPIE(1)	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	
bit 7						THE CENT	bit

bit 7 PSPIE: Parallel Slave Port Read/Write Interrupt Enable bit(1)

1 = Enables the PSP read/write interrupt

0 = Disables the PSP read/write interrupt

Note 1: PSPIE is reserved on PIC16F873A/876A devices; always maintain this bit clear.

bit 6 ADIE: A/D Converter Interrupt Enable bit

1 = Enables the A/D converter interrupt

0 = Disables the A/D converter interrupt

bit 5 RCIE: USART Receive Interrupt Enable bit

1 = Enables the USART receive interrupt

0 = Disables the USART receive interrupt

bit 4 TXIE: USART Transmit Interrupt Enable bit

1 = Enables the USART transmit interrupt

0 = Disables the USART transmit interrupt

bit 3 SSPIE: Synchronous Serial Port Interrupt Enable bit

1 = Enables the SSP interrupt

o = Disables the SSP interrupt

bit 2 CCP1IE: CCP1 Interrupt Enable bit

1 = Enables the CCP1 interrupt

0 = Disables the CCP1 interrupt

bit 1 TMR2IE: TMR2 to PR2 Match Interrupt Enable bit

1 = Enables the TMR2 to PR2 match interrupt

0 = Disables the TMR2 to PR2 match interrupt

bit 0 TMR1IE: TMR1 Overflow Interrupt Enable bit

1 = Enables the TMR1 overflow interrupt

0 = Disables the TMR1 overflow interrupt

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown